HD64F2149YV datasheet(928/1075 Pages) RENESAS

928 / 1075 page

Appendix B Internal I/O Registers

Rev. 3.00 Jan 18, 2006 page 900 of 1044

REJ09B0280-0300

STR3—Status Register 3

H'FE32

HIF (LPC)

IBF3B

OBF3B

R/(W)*

MWMF

SWMF

R/(W)*

OBF3A

R/(W)*

DBU32

R/W

IBF3A

Bit

Initial value

Slave Read/Write

Host Read/Write

Note: * Only 0 can be written, to clear the flag.

Output data register full

[Clearing condition]

Host reads ODR using

I/O read cycle, or slave

writes 0 to OBF bit

[Setting condition]

Slave writes to ODR

Input data register full

User-defined bit

[Clearing condition]

Slave reads IDR

[Setting condition]

Host writes to IDR using I/O write cycle

Command/data

Input data register (IDR) contents are data

Input data register (IDR) contents are a command

Slave write mode flag

[Clearing condition]

Host reads TWR15 using I/O read cycle, or slave writes 0 to SWMF bit

[Setting condition]

Slave writes to TWR0 when MWMF = 0

Master write mode flag

[Clearing condition]

Slave reads TWR15

[Setting condition]

Host writes to TWR0 using I/O write cycle when SWMF = 0

Two-way register input data full

[Clearing condition]

Slave reads TWR15

[Setting condition]

Host writes to TWR15 using I/O write cycle

Two-way register output data full

[Clearing condition]

Host reads TWR15 using I/O read cycle, or slave writes 0 to OBF3B bit

[Setting condition]

Slave writes to TWR15

HD64F2149YV Folha de dados(PDF) 928 Page - Renesas Technology Corp

HD64F2149YV Folha de dados(HTML) 928 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL