TUSB8042AI datasheet(13/64 Pages) TI2

13 / 64 page

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

IDD33_2H_

0SS_4HS

VDD33 current upstream port connected

to USB 2.0 Host, downstream port(s)

connected to 0 SS devices, and 4 HS

device.

VDD = 1.1V; VDD33 = 3.3V; TA = 25°C;

3.3V I/O

VIH

High-level input voltage(1)

3.6

VIL

Low-level input voltage(1)

0.8

Input voltage

3.6

Output voltage(2)

3.6

Input transition time (tRISE and tFALL)

VHYS

Input hysteresis(3)

0.13 x

VDD33

VOH

High-level output voltage

IOH = –4 mA

2.4

VOL

Low-level output voltage

IOH = 4 mA

0.4

IOZP

High-impedance output current with

internal pullup or pulldown resistor.(4)

VI = 0 to VDD33;

–250

250

µA

Input current(5)

VI = 0 to VDD33;

–15

µA

RPD

Internal pulldown resistance

13.5

27.5

kΩ

RPU

Internal pullup resistance

14.5

kΩ

(1)

Applies to external inputs and bidirectional buffers

(2)

Applies to external outputs and bidirectional buffers

(3)

Applies to GRSTZ

(4)

Applies to pins with internal pullups/pulldowns.

(5)

Applies to external input buffers

6.6 Timing Requirements

MIN

NOM

MAX

UNIT

Power-on timings. Refer to Figure 6-1

td1

VDD stable before VDD33 stable. (2) (3)

td2

VDD and VDD33 before deassertion of GRSTz.

tsu_io

Setup for MISC inputs. (1)

0.1

µs

thd_io

Hold for MISC inputs. (1)

0.1

µs

tVDD33_RAM

VDD33 supply ramp requirement.

0.2

100

tVDD_RAMP VDD supply ramp requirement.

0.2

100

(1)

MISC pins sampled at deassertion of GRSTz: BATEN[4:1], AUTOENz, FULLPWRMGMTz, GANGED, SMBUSz, and PWRCTL_POL.

(2)

As long as GRSTz is deasserted after both supplies are stable, there is no power-on relationship between VDD33 and VDD. If GRSTz is

only connected to a capacitor to GND, then VDD must be stable minimum of 10 µs before VDD33.

(3)

An active reset is required if the VDD33 supply is stable before VDD supply. This active reset shall meet the 3 ms power-up delay

counting from both power supplies stable to deassertion of GRSTz.

www.ti.com

TUSB8042A

SLLSF93A – JUNE 2019 – REVISED JANUARY 2025

Submit Document Feedback

Product Folder Links: TUSB8042A

TUSB8042AI Folha de dados(PDF) 13 Page - Texas Instruments

TUSB8042AI Folha de dados(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Folha de dados Download

Ligação URL