SST26VF040A-80ISLASHMFVAO datasheet(33/73 Pages) MICROCHIP

33 / 73 page

 2020-2021 Microchip Technology Inc.

DS20006292B-page 33

SST26VF040A

5.28

Lockout Security ID

The Lockout Security ID instruction prevents any future

changes to the Security ID, and is supported in both

SPI and SQI modes. Prior to the operation, execute

WREN.

To execute a Lockout SID, the host drives CE# low,

sends the Lockout Security ID command cycle (85H),

then drives CE# high. Poll the BUSY bit in the software

STATUS register, or wait TPSID for the completion of the

Lockout Security ID operation.

5.29

Read STATUS Register (RDSR)

and Read Configuration Register

(RDCR)

The Read STATUS Register (RDSR) and Read Config-

uration Register (RDCR) commands output the con-

tents of the STATUS and Configuration registers.

These commands function in both SPI and SQI modes.

The STATUS register may be read at any time, even

during a write operation. When a write is in progress,

poll the BUSY bit before sending any new commands

to assure that the new commands are properly

received by the device.

To read the STATUS or Configuration registers, the

host drives CE# low, then sends the Read STATUS

tion Register command (35H). A dummy cycle is

required in SQI mode. Immediately after the command

cycle, the device outputs data on the falling edge of the

SCK signal. The data output stream continues until ter-

minated by a low-to-high transition on CE#. See

Figures 5-30 and 5-31 for the instruction sequence.

FIGURE 5-30:

READ STATUS REGISTER AND READ CONFIGURATION REGISTER SEQUENCE

(SQI)

FIGURE 5-31:

READ STATUS REGISTER AND READ CONFIGURATION REGISTER SEQUENCE

(SPI)

TABLE 5-5:

PROGRAM SECURITY ID

Program Security ID

Address Range

Unique ID Preprogrammed at Factory

0000-000FH

User-Programmable

0010H-07FFH

Note:

MSN = Most Significant Nibble, LSN = Least Significant Nibble, C[1:0] = 05H or 35H

MODE 3

SCK

SIO[3:0]

CE#

C1 C0

MODE 0

MSN LSN

H0 L0

Dummy

STATUS ByteSTATUS Byte

STATUS Byte

MODE 3

SCK

CE#

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

05 or 35H

MODE 0

High-Impedance

STATUS or Configuration

MSB

SST26VF040A-80I/MFVAO Folha de dados(PDF) 33 Page - Microchip Technology

SST26VF040A-80I/MFVAO Folha de dados(HTML) 33 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Folha de dados Download

Ligação URL