Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

5228-DS05-R Folha de dados(PDF) 83 Page - Broadcom Corporation.

Nome de Peças 5228-DS05-R
Descrição Electrónicos  10/100BASE-TX/FX Octal Transceiver
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  BOARDCOM [Broadcom Corporation.]
Página de início  http://www.broadcom.com
Logo BOARDCOM - Broadcom Corporation.

5228-DS05-R Folha de dados(HTML) 83 Page - Broadcom Corporation.

Back Button 5228-DS05-R Datasheet HTML 79Page - Broadcom Corporation. 5228-DS05-R Datasheet HTML 80Page - Broadcom Corporation. 5228-DS05-R Datasheet HTML 81Page - Broadcom Corporation. 5228-DS05-R Datasheet HTML 82Page - Broadcom Corporation. 5228-DS05-R Datasheet HTML 83Page - Broadcom Corporation. 5228-DS05-R Datasheet HTML 84Page - Broadcom Corporation. 5228-DS05-R Datasheet HTML 85Page - Broadcom Corporation. 5228-DS05-R Datasheet HTML 86Page - Broadcom Corporation. 5228-DS05-R Datasheet HTML 87Page - Broadcom Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 100 page
background image
Data Sheet
BCM5228
7/12/04
Broa d c om Co rp o r a t i o n
Document
5228-DS09-405-R
Timing and AC Characteristics
Page 71
Figure 6: RMII Transmit Packet Timing
Table 51: RMII Transmit Timing
Parameter
Symbol
Min
Typ
Max
Unit
REF_CLK cycle time
REF_CLK
20
ns
TXEN, TX_ER, TXD[1:0] setup time to REF_CLK rising
TXEN_SETUP
4
ns
TXEN, TX_ER, TXD[1:0] hold time from REF_CLK rising
TXEN_HOLD
2
ns
TD
± after TXEN assert
TXEN_TDATA
89
ns
TXD to TD
± steady state delay
TXD_TDATA
95
ns
Note: TXD[1:0] shall provide valid data for each REF_CLK period while TX_EN is asserted. As the REF_CLK frequency
is 10 times the data rate in 10MB/s mode, the value on TXD[1:0] shall be valid such that TXD[1:0] can be sampled every
10th cycle, regardless of the starting cycle within the group and yield the correct frame data.
Table 52: RMII Receive Timing
Parameter
Symbol
Min
Typ
Max
Unit
REF_CLK cycle time
REF_CLK
20
ns
RXD[1:0], CRS, DV, RX_ER output delay from REF_CLK rising
2
16
ns
CRS_DV assert after RD±
RX_CRS_DV
124
ns
CRS_DV deassert after RD±
RX_CRS_DV
164
ns
CRS_DV deassert after RD±
, valid EOP
RX_CRS_DV_EOP
237
ns
Note: As the REF_CLK frequency is 10 times the data rate in 10 Mbps mode, the value on RXD[1:0] is valid such that
RXD[1:0] can be sampled every 10th cycle, regardless of the starting cycle within the group and yield the correct frame
data. The receiver accounts for differences between the local REF_CLK and the recovered clock through use of
sufficient elasticity buffering. The output delay has a load of 25 pf, which accommodates a PCB trace length of over 12
inches.
0
0
0
0
0
0
0
0
TXD[1]
TXD[0]
TX_EN
REF_CLK
1
1
1
1
1
1
111
111
11
X
X
X
X
XX
X
X
X
X
X
X
0
000
000
0
Preamble
Data
SFD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com