TMS320DM647 datasheet(20/181 Pages) TI

20 / 181 page

TMS320DM647

TMS320DM648

SPRS372F – JANUARY 2010 – REVISED SEPTEMBER 2009

www.ti.com

2.6

Terminal Functions

The terminal functions tables (Table 2-4 through Table 2-5) identify the external signal names, the

associated pin (ball) numbers along with the mechanical package designator, the pin type, whether the pin

has any internal pullup or pulldown resistors, and a functional pin description. For more detailed

information on device configuration, peripheral selection, multiplexed/shared pin, and debugging

considerations, see Section 3.

All device boot and configuration pins are multiplexed with functional pins. These pins function as device

boot and configuration pins only during device reset. When both the reset pin (RESET) and the power-on

reset pin (POR) are deasserted, the input states of these multiplexed device boot and configuration pins

are sampled and latched into the BOOTCFG register. For proper device operation, these pins must be

pulled up/down to the desired value via an external resistor.

Table 2-4. Terminal Functions

TERMINAL NAME

TYPE

INTERNAL

OPER

DESCRIPTION

PULLUP/

VOLT

PULLDOWN

Clock/PLL Configuration

CLKIN1

IPD

3.3 V

Clock Input for PLL1

CLKIN2

IPD

3.3 V

Clock Input for PLL2

REFCLKN(1)

AC11

Differential Reference Clock input (negative) for SGMII

REFCLKP(1)

AB11

Differential Reference Clock input (positive) for SGMII

PLLV1

1.8 V

1.8-V I/O Supply Voltage for PLL1

PLLV2

1.8 V

1.8-V I/O Supply Voltage for PLL2

SYSCLK5

I/O/Z

IPD

3.3 V

Clock out of device speed/4

JTAG

TCLK

H23

IPU

3.3 V

JTAG Test Port Clock

TDI

J22

IPU

3.3 V

JTAG Test Port Data In

TDO

J23

IPU

3.3 V

JTAG Test Port Data Out

TMS

L22

IPU

3.3 V

JTAG Test Port Mode Select

TRST

L23

IPD

3.3 V

JTAG Test Port Reset

EMU0

K23

I/O/Z

IPU

3.3 V

JTAG Test Port Emulation 0

EMU1

K22

I/O/Z

IPU

3.3 V

JTAG Test Port Emulation 1

EMU2

K21

I/O/Z

IPU

3.3 V

JTAG Test Port Emulation 2

EMU3

K20

I/O/Z

IPU

3.3 V

JTAG Test Port Emulation 3

EMU4

L18

I/O/Z

IPU

3.3 V

JTAG Test Port Emulation 4

EMU5

J21

I/O/Z

IPU

3.3 V

JTAG Test Port Emulation 5

EMU6

K19

I/O/Z

IPU

3.3 V

JTAG Test Port Emulation 6

EMU7

H21

I/O/Z

IPU

3.3 V

JTAG Test Port Emulation 7

EMU8

J20

I/O/Z

IPU

3.3 V

JTAG Test Port Emulation 8

EMU9

H20

I/O/Z

IPU

3.3 V

JTAG Test Port Emulation 9

EMU10

J19

I/O/Z

IPU

3.3 V

JTAG Test Port Emulation 10

EMU11

K18

I/O/Z

IPU

3.3 V

JTAG Test Port Emulation 11

RESET/INTERRUPTS

NMI

J18

IPD

3.3 V

Nonmaskable Interrupt

RESETSTAT

H19

3.3 V

Reset Status Pin

RESET

G20

3.3 V

Device Reset

POR

H18

3.3 V

Power On Reset

(1)

The clock input buffers on the REFCLKP/N pins are compatible with LVDS and LVPECL clock sources. These input buffers include a

100-

Ω termination (P to N) and a common-mode biasing. Because the common-mode biasing is included, the clock source must be AC

coupled.

Device Overview

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TMS320DM647 Folha de dados(PDF) 20 Page - Texas Instruments

TMS320DM647 Folha de dados(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL