TMS320DM647 datasheet(88/181 Pages) TI

88 / 181 page

TMS320DM647

TMS320DM648

SPRS372F – JANUARY 2010 – REVISED SEPTEMBER 2009

www.ti.com

Table 6-23. Timing Requirements for Reset(1) (2) (see Figure 6-10)

720, 800, 900, 1100

NO.

UNIT

MIN

MAX

tw(POR)

Pulse duration, POR low(3)

256D

tw(RESET)

Pulse duration, RESET low

24C

Setup time, boot mode and configuration pins valid before POR high or

tsu(boot)

RESET high (4)

Hold time, boot mode and configuration pins valid after POR high or RESET

th(boot)

high (4)

(1)

C = 1/CLKIN1 clock frequency in ns

(2)

D = 1/CLKIN2 clock frequency in ns

(3)

If CLKIN2 is not used, tw(POR) must be measured in terms of CLKIN1 cycles; otherwise, use the slower of the CLKIN1,CLKIN2 cycles.

(4)

P = 1/CPU clock frequency in nanoseconds

Table 6-24. Switching Characteristics Over Recommended Operating Conditions During Reset(1)

(see Figure 6-10)

720, 800, 900, 1100

NO.

PARAMETER

UNIT

MIN

MAX

td(PORH-RSTATH)

Delay time, POR high AND RESET high to RESETSTAT high

1500C

(1)

C = 1/CLKIN1 clock frequency in ns.

•

Z group consists of: all I/O/Z and O/Z pins, except for Low and High group pins. Pins become high

impedance as soon as their respective power supply has reached normal operating conditions. Pins

remain in high impedance until configured otherwise by their respective peripherals.

•

Low group consists of pins that become low as soon as their respective power supply has reached

normal operating conditions. Pins remain low until configured otherwise by their respective peripheral.

•

High group consists of pins that become high as soon as their respective power supply has reached

normal operating conditions. Pins remain high until configured otherwise by their respective peripheral.

•

All peripherals must be enabled through software following a power-on reset; for more details, see

Section 6.7.1, Power-on Reset.

•

For power-supply sequence requirements, see Section 6.3.1.

RESET should be used only after the device has been powered up. For more details on the use of the RESET pin,

see Section 6.7, Reset Controller.

A reset signal is generated internally during a Warm Reset. This internal reset signal has the same effect as the

RESET pin during a Warm Reset.

Boot and Device Configuration Inputs (during reset) include AEA[22:11], and UHPIEN.

Figure 6-10. Warm Reset and Max Reset Timing

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TMS320DM647 Folha de dados(PDF) 88 Page - Texas Instruments

TMS320DM647 Folha de dados(HTML) 88 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL