TMS320DM647 datasheet(93/181 Pages) TI

93 / 181 page

TMS320DM647

TMS320DM648

www.ti.com

SPRS372F – JANUARY 2010 – REVISED SEPTEMBER 2009

6.9

DDR2 Memory Controller

The 32-bit DDR2 memory controller bus of the device is used to interface to JESD79D-2A

standard-compliant DDR2 SDRAM devices. The DDR2 external bus interfaces only to DDR2 SDRAM

devices; it does not share the bus with any other types of peripherals. The decoupling of DDR2 memories

from other devices simplifies board design and provides I/O concurrency from a second external memory

interface, EMIFA.

The internal data bus clock frequency and DDR2 bus clock frequency directly affect the maximum

throughput of the DDR2 bus. The data rate of the DDR2 bus is equal to the CLKIN2 frequency multiplied

by 20. The internal data bus clock frequency of the DDR2 memory controller is fixed at a divide-by-three

ratio of the CPU frequency. The maximum DDR2 throughput is determined by the smaller of the two bus

frequencies. For example, if the internal data bus frequency is 300 MHz (CPU frequency is 900 MHz) and

the DDR2 data rate is 533 MHz (266 MHz clock rate as CLKIN2 frequency is 26.6 MHz), the maximum

data rate achievable by the DDR2 memory controller is 2.13 Gbytes/sec.

6.9.1

DDR2 Memory Controller Device-Specific Information

The approach to specifying interface timing for the DDR2 memory bus is different than on other interfaces

such as EMIF and HPI. For these other interfaces, the device timing was specified in terms of data

manual specifications and I/O buffer information specification (IBIS) models.

For the DDR2 memory bus, the approach is to specify compatible DDR2 devices and provide the printed

circuit board (PCB) solution and guidelines directly to the user. Texas Instruments (TI) has performed the

simulation and system characterization to be sure all DDR2 interface timings in this solution are met.

The ODT[1:0] pins of the memory controller must be left unconnected. The ODT pins on the DDR2

memory device(s) must be connected to ground.

The DDR2 memory controller on the device supports the following memory topologies:

•

A 32-bit wide configuration interfacing to two 16-bit wide DDR2 SDRAM devices.

•

A 16-bit wide configuration interfacing to a single 16-bit wide DDR2 SDRAM device.

A race condition may exist when certain masters write data to the DDR2 memory controller. For example,

if master A passes a software message via a buffer in external memory and does not wait for indication

that the write completes, when master B attempts to read the software message, then the master B read

may bypass the master A write and, thus, master B may read stale data and, therefore, receive an

incorrect message.

Some master peripherals (e.g., EDMA3 transfer controllers) will always wait for the write to complete

before signaling an interrupt to the system, thus avoiding this race condition. For masters that do not have

hardware specification of write-read ordering, it may be necessary to specify data ordering via software.

If master A does not wait for indication that a write is complete, it must perform the following workaround:

1. Perform the required write.

2. Perform a dummy write to the DDR2 memory controller module ID and revision register.

3. Perform a dummy read to the DDR2 memory controller module ID and revision register.

4. Indicate to master B that the data is ready to be read after completion of the read in step 3. The

completion of the read in step 3 ensures that the previous write was done.

The master peripherals that need to implement this workaround are HPI, PCI, and VLYNQ.

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TMS320DM647 Folha de dados(PDF) 93 Page - Texas Instruments

TMS320DM647 Folha de dados(HTML) 93 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL