Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

HD64F2149YV Folha de dados(PDF) 647 Page - Renesas Technology Corp

Nome de Peças HD64F2149YV
Descrição Electrónicos  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  RENESAS [Renesas Technology Corp]
Página de início  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2149YV Folha de dados(HTML) 647 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 643Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 644Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 645Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 646Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 647Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 648Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 649Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 650Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 651Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 647 / 1075 page
background image
Section 18B Host Interface LPC Interface (LPC)
Rev. 3.00 Jan 18, 2006 page 619 of 1044
REJ09B0280-0300
18B.2.4 LPC Channel 3 Address Register (LADR3)
LADR3H
LADR3L
Bit
76543
210765
43210
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
—
Bit 1 TWRE
Initial value
00000
000000
00000
Read/Write
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
↓↓↓↓↓
↓↓↓↓↓↓
↓↓
↓
IDR3, ODR3,
STR3 address
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
1/0
Bit 1
0
↓↓↓↓↓
↓↓↓↓↓↓
↓
TWR0–TWR15
address
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4 1/0
1/0
1/0
1/0
LADR3 comprises two 8-bit readable/writable registers that perform LPC channel 3 host address
setting and control the operation of the two-way registers. The contents of the address field in
LADR3 must not be changed while channel 3 is operating (while LPC3E is set to 1).
LADR3 is initialized to H'0000 by a reset and in hardware standby mode. It is not initialized in
software standby mode.
LADR3H Bits 7 to 0: Channel 3 Address Bits 15 to 8
LADR3L Bits 7 to 3 and 1: Channel 3 Address Bits 7 to 3 and 1
When LPC3E = 1, an I/O address received in an LPC I/O cycle is compared with the contents of
LADR3. When determining an IDR3, ODR3, or STR3 address match, bit 0 of LADR3 is regarded
as 0, and the value of bit 2 is ignored. When determining a TWR0 to TWR15 address match, bit 4
of LADR3 is inverted, and the values of bits 3 to 0 are ignored. Register selection according to the
bits ignored in address match determination is as shown in the following table.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com