| Os motores de busca de Datasheet de Componentes eletrônicos |
|
HD64F2149YV Folha de dados(PDF) 444 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F2149YV Folha de dados(HTML) 444 Page - Renesas Technology Corp |
|
444 / 1075 page ![]() Section 14 Watchdog Timer (WDT) Rev. 3.00 Jan 18, 2006 page 416 of 1044 REJ09B0280-0300 • WDT1 input clock selection Bit 4 Bit 2 Bit 1 Bit 0 Description PSS CKS2 CKS1 CKS0 Clock Overflow Period* (when φφφφ = 10 MHz and φφφφ SUB = 32.768 kHz) 00 00 φ/2 (Initial value) 51.2 µs 1 φ/64 1.6 ms 10 φ/128 3.2 ms 1 φ/512 13.1 ms 10 0 φ/2048 52.4 ms 1 φ/8192 209.7 ms 10 φ/32768 838.9 ms 1 φ/131072 3.36 s 10 00 φ SUB/2 15.6 ms 1 φ SUB/4 31.3 ms 10 φ SUB/8 62.5 ms 1 φ SUB/16 125 ms 10 0 φ SUB/32 250 ms 1 φ SUB/64 500 ms 10 φ SUB/128 1 s 1 φ SUB/256 2 s Note: * The overflow period is the time from when TCNT starts counting up from H'00 until overflow occurs. 14.2.3 System Control Register (SYSCR) 7 CS2E 0 R/W 6 IOSE 0 R/W 5 INTM1 0 R 4 INTM0 0 R/W 3 XRST 1 R 0 RAME 1 R/W 2 NMIEG 0 R/W 1 HIE 0 R/W Bit Initial value Read/Write Only bit 3 is described here. For details on functions not related to the watchdog timer, see sections 3.2.2 and 5.2.1, System Control Register (SYSCR), and the descriptions of the relevant modules. |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |