Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

MPC8280 Folha de dados(PDF) 70 Page - Freescale Semiconductor, Inc

Nome de Peças MPC8280
Descrição Electrónicos  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  FREESCALE [Freescale Semiconductor, Inc]
Página de início  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Folha de dados(HTML) 70 Page - Freescale Semiconductor, Inc

Back Button MPC8280_07 Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC8280_07 Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC8280_07 Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8280_07 Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC8280_07 Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC8280_07 Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC8280_07 Datasheet HTML 72Page - Freescale Semiconductor, Inc MPC8280_07 Datasheet HTML 73Page - Freescale Semiconductor, Inc MPC8280_07 Datasheet HTML 74Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 1386 page
background image
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
lxx
Freescale Semiconductor
Tables
Table
Number
Title
Page
Number
9-63
IMIMR Field Descriptions....................................................................................................9-83
9-64
MUCR Field Descriptions .................................................................................................... 9-85
9-65
QBAR Field Descriptions .....................................................................................................9-85
9-66
DMAMRx Field Descriptions............................................................................................... 9-90
9-67
DMASRx Field Descriptions ................................................................................................ 9-92
9-68
DMACDARx Field Descriptions .......................................................................................... 9-93
9-69
DMASARx Field Descriptions ............................................................................................. 9-93
9-70
DMADARx Field Descriptions............................................................................................. 9-94
9-71
DMABCRx Field Descriptions ............................................................................................. 9-95
9-72
DMANDARx Field Descriptions.......................................................................................... 9-96
9-73
DMA Segment Descriptor Fields.......................................................................................... 9-96
10-1
Dedicated PLL Pins .............................................................................................................. 10-5
10-2
SCCR Field Descriptions ...................................................................................................... 10-6
10-3
SCMR Field Descriptions ..................................................................................................... 10-7
10-4
60x Bus-to-Core Frequency .................................................................................................. 10-8
11-1
Number of PSDVAL Assertions Needed for TA Assertion .................................................11-11
11-2
BADDR Connections.......................................................................................................... 11-12
11-3
60x Bus Memory Controller Registers ............................................................................... 11-12
11-4
BRx Field Descriptions ....................................................................................................... 11-13
11-5
ORx Field Descriptions (SDRAM Mode) .......................................................................... 11-16
11-6
ORx—GPCM Mode Field Descriptions ............................................................................. 11-17
11-7
Option Register (ORx)—UPM Mode ................................................................................. 11-19
11-8
PSDMR Field Descriptions................................................................................................. 11-21
11-9
LSDMR Field Descriptions ................................................................................................ 11-24
11-10
Machine x Mode Registers (MxMR) .................................................................................. 11-27
11-11
MDR Field Descriptions ..................................................................................................... 11-29
11-12
MAR Field Description....................................................................................................... 11-30
11-13
60x Bus-Assigned UPM Refresh Timer (PURT)................................................................ 11-30
11-14
Local Bus-Assigned UPM Refresh Timer (LURT)............................................................. 11-31
11-15
60x Bus-Assigned SDRAM Refresh Timer (PSRT) ........................................................... 11-31
11-16
LSRT Field Descriptions..................................................................................................... 11-32
11-17
MPTPR Field Descriptions ................................................................................................. 11-32
11-18
SDRAM Interface Signals .................................................................................................. 11-33
11-19
SDRAM Interface Commands ............................................................................................ 11-35
11-20
SDRAM Address Multiplexing (A0–A15) ......................................................................... 11-38
11-21
SDRAM Address Multiplexing (A16–A31) ....................................................................... 11-38
11-22
60x Address Bus Partition................................................................................................... 11-49
11-23
SDRAM Device Address Port during activate Command.................................................. 11-49
11-24
SDRAM Device Address Port during read/write Command .............................................. 11-49
11-25
Register Settings (Page-Based Interleaving)....................................................................... 11-50
11-26
60x Address Bus Partition................................................................................................... 11-50



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com