ATXP032 datasheet(9/113 Pages) DIALOG

9 / 113 page

ATXP032

DS-ATXP032–114I–4-2020

SCK

SERIAL CLOCK: This pin is used to provide a clock to the device and is used to control the

flow of data to and from the device.

In Single Data Rate (SDR) modes, command, address, and input data present on the I/O pins

are always latched in on the rising edge of SCK, while output data on the I/O pins is always

clocked out on the falling edge of SCK. In the Double Data Rate (DDR) modes, address and

input data present on the I/O pins data are latched on both clock edges. For more accurate

operation at high speeds, SCK is returned as DS synchronous to output data.

Input

SI (I/O

SERIAL INPUT: In SPI mode, the SI pin is used to shift data into the device. The SI pin is used

for all data input including command and address sequences.

In SDR modes, command, address, and input data present on the SI pin is always latched in

on the rising edge of SCK. In the DDR modes, address and input data present on the SI pin is

latched on both edges of SCK.

In octal mode, the SI Pin becomes an I/O pin (I/O

0) in conjunction with other pins. In SDR

modes this allows eight bits of command, address, or input data on I/O

7-0 to be clocked in on

the rising edge of SCK, or eight bits clocked out on the falling edge of SCK.

In Double Data Rate (DDR) mode this allows eight bits of address or input data on I/O7-0 to be

clocked in on every edge of SCK, or eight bits clocked out on every edge of SCK. Commands

are clocked on the rising edge of SCK, requiring a whole clock cycle also in the DDR modes.

To maintain consistency with the SPI nomenclature, the SI (I/O

0) pin is referenced as the SI

pin, unless specifically addressing the multi-I/O modes, in which case it is referenced as I/O0.

Data present on the SI pin is ignored whenever the device is deselected (CS is deasserted).

Input/

Output

SO (I/O

SERIAL OUTPUT: The SO pin is used to shift data out from the device.

In the Single Data Rate (SDR) mode, data on the SO pin is always clocked out on the falling

edge of SCK. In the Double Data Rate (DDR) mode, data on the SO pin is clocked out on both

edges of SCK.

In octal mode, the SO Pin becomes an I/O pin (I/O

1) in conjunction with other pins. In SDR

modes this allows eight bits of command, address, or input data on I/O

7-0 to be clocked in on

the rising edge of SCK, or eight bits clocked out on the falling edge of SCK.

In DDR mode this allows eight bits of address or input data on I/O7-0 to be clocked in on every

edge of SCK, or eight bits clocked out on every edge of SCK. Commands are clocked on the

rising edge of SCK, requiring a whole clock cycle also in the DDR mode.

To maintain consistency with the SPI nomenclature, the SO (I/O

1) pin is referenced as the SO

pin throughout this document, unless specifically addressing the Multi-I/O modes, in which

case it is referenced as I/O

The SO pin is placed in the high-impedance state whenever the device is deselected (CS is

deasserted).

Input/

Output

Table 4-1.

Pin Descriptions (Continued)

Symbol

Description

Asserted

State

Type

ATXP032 Folha de dados(PDF) 9 Page - Dialog Semiconductor

ATXP032 Folha de dados(HTML) 9 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL