COP8CCR9KMT7 datasheet(29/84 Pages) NSC

29 / 84 page

11.0 In-System Programming

(Continued)

using the MICROWIRE/PLUS ISP routine, the software in

the boot ROM will monitor the MICROWIRE/PLUS for com-

mands to program the flash memory. When programming

the flash program memory is complete, the FLEX bit will

have to be programmed to a 1 and the device will have to be

reset, either by pulling external Reset to ground or by a

MICROWIRE/PLUS ISP EXIT command, before execution

from flash program memory will occur.

If FLEX = 1, upon exiting Reset, the device will begin ex-

ecuting from location 0000 in the flash program memory. The

assumption, here, is that either the application is not using

ISP, is using MICROWIRE/PLUS ISP by jumping to it within

the application code, or is using a customized ISP routine. If

a customized ISP routine is being used, then it must be

programmed into the flash memory by means of the

MICROWIRE/PLUS ISP or external programming as de-

scribed in the preceding paragraph.

11.3 REGISTERS

There are six registers required to support ISP: Address

(ISPADLO), Read Data Register (ISPRD), Write Data Reg-

ister (ISPWR), Write Timing Register (PGMTIM), and the

Control Register (ISPCNTRL). The ISPCNTRL Register is

not available to the user.

11.3.1 ISP Address Registers

The address registers (ISPADHI & ISPADLO) are used to

specify the address of the byte of data being written or read.

For page erase operations, the address of the beginning of

the page should be loaded. For mass erase operations,

0000 must be placed into the address registers. When read-

ing the Option register, FFFF (hex) should be placed into the

address registers. Registers ISPADHI and ISPADLO are

cleared to 00 on Reset. These registers can be loaded from

either flash program memory or Boot ROM and must be

maintained for the entire duration of the operation.

Note: The actual memory address of the Option Register is

7FFF (hex), however the MICROWIRE/PLUS ISP routines

require the address FFFF (hex) to be used to read the

Option Register when the Flash Memory is secured.

TABLE 4. High Byte of ISP Address

ISPADHi

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Addr 15

Addr 14

Addr 13

Addr 12

Addr 11

Addr 10

Addr 9

Addr 8

TABLE 5. Low Byte of ISP Address

ISPADLO

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Addr 7

Addr 6

Addr 5

Addr 4

Addr 3

Addr 2

Addr 1

Addr 0

11.3.2 ISP Read Data Register

The Read Data Register (ISPRD) contains the value read

back from a read operation. This register can be accessed

from either flash program memory or Boot ROM. This regis-

ter is undefined on Reset.

TABLE 6. ISP Read Data Register

ISPRD

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

11.3.3 ISP Write Data Register

The Write Data Register (ISPWR) contains the data to be

written into the specified address. This register is undeter-

mined on Reset. This register can be accessed from either

flash program memory or Boot ROM. The Write Data register

must be maintained for the entire duration of the operation.

TABLE 7. ISP Write Data Register

ISPWR

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

11.3.4 ISP Write Timing Register

The Write Timing Register (PGMTIM) is used to control the

width of the timing pulses for write and erase operations. The

value to be written into this register is dependent on the

frequency of CKI and is shown in Table 8. This register must

be written before any write or erase operation can take

place. It only needs to be loaded once, for each value of CKI

frequency. This register can be loaded from either flash

program memory or Boot ROM and must be maintained for

the entire duration of the operation. The MICROWIRE/PLUS

ISP routine that is resident in the boot ROM requires that this

Refer to 11.7 MICROWIRE/PLUS ISP for more information

on available ISP commands. On Reset, the PGMTIM regis-

ter is loaded with the value that corresponds to 10 MHz

frequency for CKI.

COP8CCR9KMT7 Folha de dados(PDF) 29 Page - National Semiconductor (TI)

COP8CCR9KMT7 Folha de dados(HTML) 29 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Folha de dados Download

Ligação URL