Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

EM260-RTR Folha de dados(PDF) 7 Page - Silicon image

Nome de Peças EM260-RTR
Descrição Electrónicos  ZigBee/802.15.4 Network Processor
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  SILICONIMAGE [Silicon image]
Página de início  http://www.siliconimage.com
Logo SILICONIMAGE - Silicon image

EM260-RTR Folha de dados(HTML) 7 Page - Silicon image

Back Button EM260-RTR Datasheet HTML 3Page - Silicon image EM260-RTR Datasheet HTML 4Page - Silicon image EM260-RTR Datasheet HTML 5Page - Silicon image EM260-RTR Datasheet HTML 6Page - Silicon image EM260-RTR Datasheet HTML 7Page - Silicon image EM260-RTR Datasheet HTML 8Page - Silicon image EM260-RTR Datasheet HTML 9Page - Silicon image EM260-RTR Datasheet HTML 10Page - Silicon image EM260-RTR Datasheet HTML 11Page - Silicon image Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 50 page
background image
EM260
Page 7
120-0260-000M Rev 1.1
2
Top-Level Functional Description
Figure 3 shows a detailed block diagram of the EM260.
Figure 3. EM260 Block Diagram
The radio receiver is a low-IF, super-heterodyne receiver. It utilizes differential signal paths to minimize noise
interference, and its architecture has been chosen to optimize co-existence with other devices within the
2.4GHz band (namely, IEEE 802.11g and Bluetooth). After amplification and mixing, the signal is filtered and
combined prior to being sampled by an ADC.
The digital receiver implements a coherent demodulator to generate a chip stream for the hardware-based
MAC. In addition, the digital receiver contains the analog radio calibration routines and control of the gain
within the receiver path.
The radio transmitter utilizes an efficient architecture in which the data stream directly modulates the VCO.
An integrated PA boosts the output power. The calibration of the TX path as well as the output power is
controlled by digital logic. If the EM260 is to be used with an external PA, the TX_ACTIVE signal should be used
to control the timing of the external switching logic.
The integrated 4.8 GHz VCO and loop filter minimize off-chip circuitry. Only a 24MHz crystal with its loading
capacitors is required to properly establish the PLL reference signal.
Always
powered
PacketTrace
ADC
RF_P,N
Integrated Flash and RAM
SIF_MISO
HF OSC
SIF
Internal
RC-OSC
IO Controller
Chip
manager
Regulator
Bias
Interrupt
Controller
RF_TX_ALT_P,N
OSCA
OSCB
SIF_MOSI
SIF_CLK
nSIF_LOAD
Encryption acclerator
IF
Network
Processor
(XAP2b)
VREG_OUT
Watchdog
PA select
LNA
PA
PA
DAC
MAC
+
Baseband
TX_ACTIVE
Sleep
timer
BIAS_R
POR
Network Processor
Peripherals
Serial
Controller
SYNTH
nRESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com