MPC8360CVVALFGA datasheet(39/102 Pages) FREESCALE

39 / 102 page

MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5

Freescale Semiconductor

Local Bus AC Electrical Specifications

This table describes the general timing parameters of the local bus interface of the device.

LUPWAIT input hold from local bus clock

tLBIXKH2

1.0

—

3, 4

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT1

1.5

—

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT2

3.0

—

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT3

2.5

—

Local bus clock to LALE rise

tLBKHLR

—4.5

—

Local bus clock to output valid (except LAD/LDP and LALE)

tLBKHOV1

—4.5

—

Local bus clock to data valid for LAD/LDP

tLBKHOV2

—4.5

Local bus clock to address valid for LAD

tLBKHOV3

—4.5

Output hold from local bus clock (except LAD/LDP and LALE)

tLBKHOX1

1.0

—

Output hold from local bus clock for LAD/LDP

tLBKHOX2

1.0

—

Local bus clock to output high impedance for LAD/LDP

tLBKHOZ

—3.8

Notes:

1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for

inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus

timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case

for clock one (1). Also, tLBKHOX symbolizes local bus timing (LB) for the tLBK clock reference (K) to go high (H), with respect

to the output (O) going invalid (X) or output hold time.

2. All timings are in reference to rising edge of LSYNC_IN.

3. All signals are measured from OVDD/2 of the rising edge of LSYNC_IN to 0.4 × OVDD of the signal in question for 3.3-V

signaling levels.

4. Input timings are measured at the pin.

5. tLBOTOT1 should be used when RCWH[LALE] is not set and when the load on LALE output pin is at least 10 pF less than

the load on LAD output pins.

6. tLBOTOT2 should be used when RCWH[LALE] is set and when the load on LALE output pin is at least 10 pF less than the

load on LAD output pins.

7. tLBOTOT3 should be used when RCWH[LALE] is set and when the load on LALE output pin equals to the load on LAD output

pins.

8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered

through the component pin is less than or equal to the leakage current specification.

Table 41. Local Bus General Timing Parameters—DLL Bypass Mode9

Parameter

Symbol1

Min

Max

Unit

Notes

Local bus cycle time

tLBK

—

Input setup to local bus clock

tLBIVKH

7—

3, 4

Input hold from local bus clock

tLBIXKH

1.0

—

3, 4

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT1

1.5

—

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT2

3—

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT3

2.5

—

Table 40. Local Bus General Timing Parameters—DLL Enabled (continued)

Parameter

Symbol1

Min

Max

Unit

Notes

MPC8360CVVALFGA Folha de dados(PDF) 39 Page - Freescale Semiconductor, Inc

MPC8360CVVALFGA Folha de dados(HTML) 39 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL