Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

PIC16C72 Folha de dados(PDF) 12 Page - Microchip Technology

Nome de Peças PIC16C72
Descrição Electrónicos  8-Bit CMOS Microcontrollers with A/D Converter
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  MICROCHIP [Microchip Technology]
Página de início  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16C72 Folha de dados(HTML) 12 Page - Microchip Technology

Back Button PIC16C72 Datasheet HTML 8Page - Microchip Technology PIC16C72 Datasheet HTML 9Page - Microchip Technology PIC16C72 Datasheet HTML 10Page - Microchip Technology PIC16C72 Datasheet HTML 11Page - Microchip Technology PIC16C72 Datasheet HTML 12Page - Microchip Technology PIC16C72 Datasheet HTML 13Page - Microchip Technology PIC16C72 Datasheet HTML 14Page - Microchip Technology PIC16C72 Datasheet HTML 15Page - Microchip Technology PIC16C72 Datasheet HTML 16Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 128 page
background image
PIC16C72 Series
DS39016B-page 12
Preliminary
 1998-2013 Microchip Technology Inc.
2.2.2.4
PIE1 REGISTER
This register contains the individual enable bits for the
peripheral interrupts.
FIGURE 2-6:
PIE1 REGISTER (ADDRESS 8Ch)
Note:
Bit PEIE (INTCON<6>) must be set to
enable any peripheral interrupt.
U-0
R/W-0
U-0
U-0
R/W-0
R/W-0
R/W-0
R/W-0
—ADIE
SSPIE
CCP1IE
TMR2IE
TMR1IE
R
= Readable bit
W = Writable bit
U
= Unimplemented bit,
read as ‘0’
- n = Value at POR reset
bit7
bit0
bit 7:
Unimplemented: Read as '0'
bit 6:
ADIE: A/D Converter Interrupt Enable bit
1 = Enables the A/D interrupt
0 = Disables the A/D interrupt
bit 5-4: Unimplemented: Read as '0'
bit 3:
SSPIE: Synchronous Serial Port Interrupt Enable bit
1 = Enables the SSP interrupt
0 = Disables the SSP interrupt
bit 2:
CCP1IE: CCP1 Interrupt Enable bit
1 = Enables the CCP1 interrupt
0 = Disables the CCP1 interrupt
bit 1:
TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
1 = Enables the TMR2 to PR2 match interrupt
0 = Disables the TMR2 to PR2 match interrupt
bit 0:
TMR1IE: TMR1 Overflow Interrupt Enable bit
1 = Enables the TMR1 overflow interrupt
0 = Disables the TMR1 overflow interrupt



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com