HD64F2149YV datasheet(548/1075 Pages) RENESAS

548 / 1075 page

Section 16 I

2C Bus Interface

Rev. 3.00 Jan 18, 2006 page 520 of 1044

REJ09B0280-0300

Bit 3—Flash Memory Control Register Enable (FLSHE): Controls the access of CPU to the

flash memory control registers, the power-down mode control registers, and the supporting

module control registers. See section 3.2.4, Serial Timer Control Register (STCR).

Bit 2—Reserved: Do not write 1 to this bit.

Bits 1 and 0—Internal Clock Source Select 1 and 0 (ICKS1, ICSK0): These bits, together with

bits CKS2 to CKS0 in TCR, select the clock input to the timer counters (TCNT). For details, see

section 12.2.4, Timer Control Register (TCR).

16.2.8

DDC Switch Register (DDCSWR)

Bit

Initial value

Read/Write

Notes: 1. Only 0 can be written, to clear the flag.

2. Always read as 1.

SWE

R/W

R/(W)*1

CLR3

W*2

CLR0

W*2

CLR2

W*2

CLR1

W*2

DDCSWR is an 8-bit readable/writable register that controls the IIC channel 0 automatic format

switching function and IIC internal latch clearance.

DDCSWR is initialized to H'0F by a reset and in hardware standby mode.

Bit 7—DDC Mode Switch Enable (SWE): Selects the function for automatically switching IIC

channel 0 from formatless mode to the I

2C bus format.

Bit 7

SWE

Description

Automatic switching of IIC channel 0 from formatless mode to I

2C bus

format is disabled

(Initial value)

Automatic switching of IIC channel 0 from formatless mode to I

2C bus format is

enabled

HD64F2149YV Folha de dados(PDF) 548 Page - Renesas Technology Corp

HD64F2149YV Folha de dados(HTML) 548 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL