Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

HD64F2149YV Folha de dados(PDF) 547 Page - Renesas Technology Corp

Nome de Peças HD64F2149YV
Descrição Electrónicos  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  RENESAS [Renesas Technology Corp]
Página de início  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2149YV Folha de dados(HTML) 547 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 543Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 544Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 545Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 546Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 547Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 548Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 549Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 550Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 551Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 547 / 1075 page
background image
Section 16 I
2C Bus Interface
Rev. 3.00 Jan 18, 2006 page 519 of 1044
REJ09B0280-0300
16.2.7
Serial/Timer Control Register (STCR)
Bit
Initial value
Read/Write
7
IICS
0
R/W
6
IICX1
0
R/W
5
IICX0
0
R/W
4
IICE
0
R/W
3
FLSHE
0
R/W
0
ICKS0
0
R/W
2
—
0
R/W
1
ICKS1
0
R/W
STCR is an 8-bit readable/writable register that controls register access, the I
2C interface operating
mode (when the on-chip IIC option is included), and on-chip flash memory, and selects the TCNT
input clock source. For details of functions not related to the I
2C bus interface, see section 3.2.4,
Serial Timer Control Register (STCR), and the descriptions of the relevant modules. If a module
controlled by STCR is not used, do not write 1 to the corresponding bit.
STCR is initialized to H'00 by a reset and in hardware standby mode.
Bit 7—I
2C Extra Buffer Select (IICS): Designates bits 7 to 4 of port A as the same kind of
output buffer as SCL and SDA. This bit is used when implementing the I
2C interface by software
only.
Bit 7
IICS
Description
0
PA7 to PA4 are normal I/O pins
(Initial value)
1
PA7 to PA4 are I/O pins with bus driving capability
Bits 6 and 5—I
2C Transfer Select 1 and 0 (IICX1, IICX0): These bits, together with bits CKS2
to CKS0 in ICMR of IIC1, selects the transfer rate in master mode. For details, see section 16.2.4,
I
2C Bus Mode Register (ICMR).
Bit 4—I
2C Master Enable (IICE): Controls CPU access to the I2C bus interface data and control
registers (ICCR, ICSR, ICDR/SARX, ICMR/SAR).
Bit 4
IICE
Description
0
CPU access to I
2C bus interface data and control registers is disabled
(Initial value)
1
CPU access to I
2C bus interface data and control registers is enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com