 |
Os motores de busca de Datasheet de Componentes eletrônicos |
|
|
Os motores de busca de Datasheet de Componentes eletrônicos |
|
ADIN1111CCPZ-R7 Folha de dados(PDF) 70 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADIN1111CCPZ-R7 Folha de dados(HTML) 70 Page - Analog Devices |
|
|
70 / 109 page  Data Sheet ADIN1111 REGISTERS analog.com Rev. A | 70 of 109 The number of frames in the receive FIFO. Table 117. Bit Descriptions for P1_HI_RFC Bits Bit Name Description Reset Access [31:9] RESERVED Reserved. 0x0 R [8:0] P1_HI_RFC Receive Frame Count for the High Priority FIFO. The number of frames in the Rx FIFO. Provided for debug purposes. In store and forward mode, the host software only needs to know that there is at least one frame available. See P1_RX_RDY in the Status Register 1 section. 0x0 R P1 Low Priority Rx FIFO Valid Half Words Register Address: 0xBA, Reset: 0x00000000, Name: P1_LO_RXSIZE Number of valid half words (16 bits) in the low priority Rx FIFO. Table 118. Bit Descriptions for P1_LO_RXSIZE Bits Bit Name Description Reset Access [31:14] RESERVED Reserved. 0x0 R [13:0] P1_LO_RXSIZE Data in the Rx FIFO. Number of half words (16 Bits). 0x0 R P1 High Priority Rx FIFO Valid Half Words Register Address: 0xBB, Reset: 0x00000000, Name: P1_HI_RXSIZE Number of valid half words (16 bits) in the high priority Rx FIFO. Table 119. Bit Descriptions for P1_HI_RXSIZE Bits Bit Name Description Reset Access [31:14] RESERVED Reserved. 0x0 R [13:0] P1_HI_RXSIZE Data in the Rx FIFO. Number of half words (16 bits). 0x0 R PHY CLAUSE 22 REGISTER DETAILS Table 120. PHY Clause 22 Register Summary Address Name Description Reset Access 0x0 MI_CONTROL MII Control Register. 0x1100 R/W 0x1 MI_STATUS MII Status Register. 0x1009 R 0x2 MI_PHY_ID1 PHY Identifier 1 Register. 0x0283 R 0x3 MI_PHY_ID2 PHY Identifier 2 Register. 0xBC91 R 0xD MMD_ACCESS_CNTRL MMD Access Control. 0x0000 R/W 0xE MMD_ACCESS MMD Access. 0x0000 R/W MII Control Register Address: 0x0, Reset: 0x1100, Name: MI_CONTROL This address corresponds to the MII control register specified in Clause 22.2.4.1 of Standard 802.3. Table 121. Bit Descriptions for MI_CONTROL Bits Bit Name Description Reset Access 15 MI_SFT_RST Software Reset. The software reset register allows a software reset cycle to be initiated. Mirrors CRSM_SFT_RST. 0x0 R/W SC 14 MI_LOOPBACK Local Loopback (PCS). The loopback register allows the PHY loopback mode to be engaged. Mirrors LB_PCS_EN. 0x0 R/W |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Portuguese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
