Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ADIN1111CCPZ-R7 Folha de dados(PDF) 43 Page - Analog Devices

Nome de Peças ADIN1111CCPZ-R7
Descrição Electrónicos  Robust, Industrial, Low Power 10BASE-T1L Ethernet MAC-PHY
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADIN1111CCPZ-R7 Folha de dados(HTML) 43 Page - Analog Devices

Back Button ADIN1111CCPZ-R7 Datasheet HTML 39Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 40Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 41Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 42Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 43Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 44Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 45Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 46Page - Analog Devices ADIN1111CCPZ-R7 Datasheet HTML 47Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 109 page
background image
Data Sheet
ADIN1111
MAC SPI
analog.com
Rev. A | 43 of 109
7. Write MDIOACC6 with MDIO_DATA = the address of Register
XYZ and TRDONE = 0x0.
8. Write MDIOACC7 with the write data for Register XYZ,
MDIO_OP = 0x1, and TRDONE = 0x0.
9. Host polls MDIOACC7. TRDONE = 0x1 to verify that all write
data operations are complete.
Example burst read starting from Register XYZ:
1. Write MDIOACC0 with MDIO_DATA = the address of the Regis-
ter XYZ, MDIO_OP = 0x0(ADDR), and TRDONE = 0x0
2. Write MDIOACC1 with MDIO_OP = 0x2(INC_RD) and
TRDONE = 0x0.
3. Write MDIOACC2 with MDIO_OP = 0x2(INC_RD) and
TRDONE = 0x0.
4. Write MDIOACC3 with MDIO_OP = 0x2(INC_RD) and
TRDONE = 0x0.
5. Write MDIOACC4 with MDIO_OP = 0x2(INC_RD) and
TRDONE = 0x0.
6. Write MDIOACC5 with MDIO_OP = 0x2(INC_RD) and
TRDONE = 0x0.
7. Write MDIOACC6 with MDIO_OP = 0x2(INC_RD) and
TRDONE = 0x0.
8. Write MDIOACC7 with MDIO_OP = 0x2(INC_RD) and
TRDONE = 0x0.
9. Poll MDIOACC7. TRDONE = 1 to verify that all read data
operations are complete.
10. Read MDIOACC1. MDIO_DATA, reflects the content of Register
XYZ.
11. Read MDIOACC2. MDIO_DATA, reflects the content of register
at address XYZ. ADDR + 1.
12. Read MDIOACC3. MDIO_DATA, reflects the content of register
at address XYZ. ADDR + 2.
13. Read MDIOACC4. MDIO_DATA, reflects the content of register
at address XYZ. ADDR + 3.
14. Read MDIOACC5. MDIO_DATA, reflects the content of register
at address XYZ. ADDR + 4.
15. Read MDIOACC6. MDIO_DATA, reflects the content of register
at address XYZ. ADDR + 5.
16. Read MDIOACC7. MDIO_DATA, reflects the content of register
at address XYZ. ADDR + 6.
Example of Clause 22 write of Register XYZ:
1. Write MDIOACC0 with MDIO_DATA = write data, MDIO_DE-
VAD = the address of the Register XYZ, MDIO_PRTAD =
0x1, MDIO_OP = 0x1(WR), MDIO_ST = 0x1(Clause 22), and
TRDONE = 0x0.
2. Poll MDIOACC0. TRDONE= 0x1 to determine that the write
data operation is complete.
Example of Clause 22 read of Register XYZ:
1. Write MDIOACC0 with MDIO_DEVAD = the address of the
Register XYZ, MDIO_PRTAD = 0x1, MDIO_OP = 0x3(RD),
MDIO_ST = 0x1(Clause 22), and TRDONE = 0x0.
2. Poll MDIOACC0. TRDONE = 0x1 to determine that the read
operation is complete. MDIO_DATA reflects the contents of
MDIO Register XYZ.
Example of Clause 22 write and read back of Register XYZ:
1. Write MDIOACC0 with MDIO_DATA = write data, MDIO_DE-
VAD = the address of the Register XYZ, MDIO_PRTAD =
0x1, MDIO_OP = 0x1(WR), MDIO_ST = 0x1(Clause 22), and
TRDONE = 0x0.
2. Write MDIOACC1 with MDIO_DEVAD = the address of the
Register XYZ, MDIO_PRTAD = 0x1, MDIO_OP = 0x3(RD),
MDIO_ST = 0x1(Clause 22), and TRDONE = 0x0.
3. Poll MDIOACC1. TRDONE = 0x1 to determine that the read
operation is complete. MDIO_DATA reflects the contents of
MDIO Register XYZ.
MDIO PHY Address Determination
The MDIO PHY address for the ADIN1111 PHY is 0x1.
PHY Registers Contents
The PHY registers provide access to control and status information
in the management registers.
The registers of the PHY Clause 45 register map are made up of
four device address groupings (see Table 41) based on the MDIO
manageable device (MMD). Within each device address space,
IEEE standard registers are located in register addresses between
0x0000 and 0x7FFF, and vendor specific registers are located in
register addresses from 0x8000 to 0xFFFF.
Table 41. Clause 45 Register Groupings
Device Address
MMD Name
0x01
Physical medium attachment (PMA)/physical medium
dependent (PMD)
0x03
Physical coding sublayer (PCS)
0x07
Autonegotiation
0x1E
Vendor Specific 1
Clause 45 can access to up to 32 PHYs consisting of up to 32
MMDs through a single MDIO interface.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com