ADIN1100BCPZ-R7 datasheet(10/78 Pages) AD

10 / 78 page

Data Sheet

ADIN1100

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

analog.com

Rev. 0 | 10 of 78

Figure 4. Pin Configuration

Table 8. Pin Function Descriptions

Pin No.

Mnemonic1

PU/PD2

Description

Clock Interface

CLK25_REF

N/A

Analog Reference Clock Output. The 25 MHz reference clock from the crystal

oscillator is available on the CLK25_REF pin. This pin can be used as an input

to another PHY. The 25 MHz clock output is briefly disabled (logic low) following

a software reset (25 ms) or a hardware reset (70 ms). See the Reset Operations

section for more details.

XTAL_I/CLK_IN

N/A

Input for Crystal (XTAL_I).

Single-Ended 25 MHz Reference Clock or 50 MHz Clock Input for RMII (CLK_IN).

XTAL_O

N/A

Crystal Output. If using a single-ended reference clock on XTAL_I/CLK_IN, leave

XTAL_O open circuit. See the External Clock Input section.

Management Interface

INT

Management Interface Interrupt Pin Output. Open-drain, active low output. A low

on INT indicates an unmasked management interrupt. This pin requires a 1.5 kΩ

pull-up resistor to VDDIO.

MDIO

Management Data Input/Output Synchronous to the MDC Clock. This pin is open-

drain and requires a 1.5 kΩ pull-up resistor to VDDIO.

MDC

Management Data Clock Input up to 2.5 MHz.

Reset

RESET

Hardware Reset, Active Low Input. Hold low for >10 μs to reset the device. This

pin can be left floating if a hardware reset is not required. See the Hardware Reset

section.

Media Dependent Interface (MDI)

TXN

N/A

Transmit Negative Pin.

ADIN1100BCPZ-R7 Folha de dados(PDF) 10 Page - Analog Devices

ADIN1100BCPZ-R7 Folha de dados(HTML) 10 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Folha de dados Download

Ligação URL