Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AD6688 Folha de dados(PDF) 87 Page - Analog Devices

Nome de Peças AD6688
Descrição Electrónicos  RF Diversity and 1.2 GHz Bandwidth Observation Receiver
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

AD6688 Folha de dados(HTML) 87 Page - Analog Devices

Back Button AD6688 Datasheet HTML 83Page - Analog Devices AD6688 Datasheet HTML 84Page - Analog Devices AD6688 Datasheet HTML 85Page - Analog Devices AD6688 Datasheet HTML 86Page - Analog Devices AD6688 Datasheet HTML 87Page - Analog Devices AD6688 Datasheet HTML 88Page - Analog Devices AD6688 Datasheet HTML 89Page - Analog Devices AD6688 Datasheet HTML 90Page - Analog Devices AD6688 Datasheet HTML 91Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 138 page
background image
Data Sheet
AD6688
Rev. 0 | Page 87 of 138
LATENCY
END TO END TOTAL LATENCY
Total latency in the AD6688 is dependent on the chip application
mode and the JESD204B configuration. For any given combination
of these parameters, the latency is deterministic; however, the
value of this deterministic latency must be calculated as described
in the Example Latency Calculations section.
Table 37 shows the combined latency through the ADC and
DSP for the different chip application modes supported by the
AD6688. Table 38 shows the latency through the JESD204B
block for each application mode based on the M/L ratio. For
both tables, latency is typical and is in units of the encode clock.
The latency through the JESD204B block does not depend on
the output data type (real or complex). Therefore, data type is
not included in Table 38.
To determine the total latency, select the appropriate ADC + DSP
latency from Table 37 and add it to the appropriate JESD204B
latency from Table 38. Example calculations are provided in the
following section.
EXAMPLE LATENCY CALCULATIONS
Example Configuration 1 is as follows:
ADC application mode = full bandwidth
Real outputs
L = 8, M = 2, F = 1, S = 2 (JESD204B mode)
20 × (M/L) = 5
Latency = 31 + 44 = 75 encode clocks
Example Configuration 2 is as follows:
ADC application mode = DCM4
Complex outputs
L = 4, M = 2, F = 1, S = 1 (JESD204B mode)
20 × (M/L) = 10
Latency = 162 + 88 = 250 encode clocks
LMFC-REFERENCED LATENCY
Some FPGA vendors may require the end user to know LMFC-
referenced latency to make appropriate deterministic latency
adjustments. If they are required, the latency values in Table 37
and Table 38 can be used for the analog in to LMFC and LMFC
to data out latency values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com