Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AD6688 Folha de dados(PDF) 74 Page - Analog Devices

Nome de Peças AD6688
Descrição Electrónicos  RF Diversity and 1.2 GHz Bandwidth Observation Receiver
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

AD6688 Folha de dados(HTML) 74 Page - Analog Devices

Back Button AD6688 Datasheet HTML 70Page - Analog Devices AD6688 Datasheet HTML 71Page - Analog Devices AD6688 Datasheet HTML 72Page - Analog Devices AD6688 Datasheet HTML 73Page - Analog Devices AD6688 Datasheet HTML 74Page - Analog Devices AD6688 Datasheet HTML 75Page - Analog Devices AD6688 Datasheet HTML 76Page - Analog Devices AD6688 Datasheet HTML 77Page - Analog Devices AD6688 Datasheet HTML 78Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 138 page
background image
AD6688
Data Sheet
Rev. 0 | Page 74 of 138
SETTING UP THE AD6688 DIGITAL INTERFACE
To ensure proper operation of the AD6688 at start-up, some SPI
writes are needed to initialize the link. Additionally, these
registers must be written every time the ADC is reset. Any one
of the following resets warrants the initialization routine for the
digital interface:
Hard reset, as in power-up.
Power-up using the PDWN pin.
Power-up using the SPI (Register 0x0002, Bits[1:0]).
SPI soft reset (Register 0x0000 = 0x81).
Datapath soft reset (Register 0x0001 = 0x02).
JESD204B link power cycle (Register 0x0571 = 0x15, then
0x14).
The initialization SPI writes are as shown in Table 32.
Table 32. AD6688 JESD204B Initialization
Register
Value
Comment
0x1228
0x4F
Reset JESD204B start-up circuit
0x1228
0x0F
JESD204B start-up circuit in normal operation
0x1222
0x00
JESD204B PLL force normal operation
0x1222
0x04
Reset JESD204B PLL calibration
0x1222
0x00
JESD204B PLL normal operation
0x1262
0x08
Clear loss of lock bit
0x1262
0x00
Loss of lock bit normal operation
The AD6688 has one JESD204B link. The serial outputs
(SERDOUT0± to SERDOUT7±) are considered to be part of
one JESD204B link. The basic parameters that determine the
link setup are
Number of lanes per link (L)
Number of converters per link (M)
Number of octets per frame (F)
If the internal DDCs are used for on-chip digital processing, M
represents the number of virtual converters. The virtual
converter mapping setup is shown in Figure 64.
The maximum lane rate allowed by the AD6688 is 16 Gbps. The
lane rate is related to the JESD204B parameters using the
following equation:
L
f
N
M
Rate
Lane
OUT
×
×
×
=
8
10
'
where
Ratio
Decimation
f
f
CLOCK
ADC
OUT
_
=
The decimation ratio (DCM) is the parameter programmed in
Register 0x0201.
Use the following steps to configure the output:
1. Power down the link.
2. Select the JESD204B link configuration options.
3. Configure the detailed options.
4. Set output lane mapping (optional).
5. Set additional driver configuration options (optional).
6. Power up the link.
7. Initialize the JESD204B link by issuing the commands in
Table 32.
Table 33 and Table 34 show the JESD204B output configurations
supported for both N΄ = 16 and N΄ = 8 for a given number of
virtual converters. Take care to ensure that the serial lane rate
for a given configuration is within the supported range of
1.6875 Gbps to 16 Gbps.
See the Example: ADC with DDC Option (Two ADCs Plus Two
DDCs section for an example describing which JESD204B
transport layer settings are valid for a given chip mode.
Table 33. JESD204B Output Configurations for N΄ = 161
No. of
Virtual
Converters
Supported
(Same Value
as M)
JESD204B
Serial
Line
Rate2
Supported
Decimation
Rates for
Lane Rate =
1.7 Gbps to
3.4 Gbps
Supported
Decimation
Rates for
Lane Rate =
3.4 Gbps to
6.8 Gbps
Supported
Decimation
Rates for
Lane Rate =
6.8 Gbps to
13.5 Gbps
Supported
Decimation
Rates for
Lane Rate =
13.5 Gbps to
15.5 Gbps
JESD204B Transport Layer Settings3
L
M
F
S
HD
N
N'
CS
K
1
20 × fOUT
2, 4, 5, 6, 8, 10,
12, 20, 24
1, 2, 3, 4, 5, 6, 8,
10, 12
1, 2, 3, 4, 5, 6, 8
1, 2, 3, 4
1
1
2
1
0
8 to
16
16
0 to
3
See
Note 4
1
20 × fOUT
2, 4, 5, 6, 8, 10,
12, 20, 24
1, 2, 3, 4, 5, 6, 8,
10, 12
1, 2, 3, 4, 5, 6, 8
1, 2, 3, 4
1
1
4
2
0
8 to
16
16
0 to
3
See
Note 4
1
10 × fOUT
1, 2, 3, 4, 5, 6, 8,
10, 12
1, 2, 3, 4, 5, 6, 8
1, 2, 3, 4
1, 2
2
1
1
1
1
8 to
16
16
0 to
3
See
Note 4
1
10 × fOUT
1, 2, 3, 4, 5, 6, 8,
10, 12
1, 2, 3, 4, 5, 6, 8
1, 2, 3, 4
1, 2
2
1
2
2
0
8 to
16
16
0 to
3
See
Note 4
1
5 × fOUT
1, 2, 3, 4, 5, 6, 8
1, 2, 3, 4
1, 2
1
4
1
1
2
1
8 to
16
16
0 to
3
See
Note 4
1
5 × fOUT
1, 2, 3, 4, 5, 6, 8
1, 2, 3, 4
1, 2
1
4
1
2
4
0
8 to
16
16
0 to
3
See
Note 4
1
2.5 × fOUT
1, 2, 3, 4
1, 2
1
8
1
1
4
1
8 to
16
16
0 to
3
See
Note 4
1
2.5 × fOUT
1, 2, 3, 4
1, 2
1
8
1
2
8
0
8 to
16
16
0 to
3
See
Note 4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com