AM652X datasheet(252/299 Pages) TI1

252 / 299 page

252

AM6548, AM6528, AM6546

AM6526, AM6527

SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018

www.ti.com

Submit Documentation Feedback

Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527

Detailed Description

•

Implements CPPI 5.0 compliant third-party Unified Transfer Controller (UTC)

•

Provides 1 memory write access unit (Write Unit 0):

–

Supports write bursts up to 32 bytes (limited by Tx Per-Channel FIFO depth)

–

Provides a 32-bit wide VBUSP write-only master interface for peripheral accesses.

–

Supports up to 8 outstanding writes

•

Provides 1 memory read access unit

–

Supports 1 outstanding read per interface (VBUSP)

–

Supports read burst up to 32 bytes (limited by Rx Per-Channel FIFO depth)

–

Provides a 32-bit wide VBUSP read-only master interface for peripheral accesses

•

Supports up to 3 simultaneous destination (Tx) channels

•

Supports up to 3 simultaneous source (Rx) channels

•

Supports static Transfer Requests (TRs) only

•

Supports MCAN special transfer mode

•

Provides per-channel buffering:

–

Provides 8x128-bit word deep data FIFO for each destination channel

–

Provides 8x128-bit word deep data FIFO for each source channel

–

Provides 128-bit wide PSI-L compliant data interface to remote UDMA and remote peripherals

–

Includes 1 output event transport lane

–

Provides 128-bit wide PSI-L compliant data interface from remote UDMA and remote peripherals

–

Includes 1 input event transport lane

6.10.1.1.3 PDMA0 Features

The MAIN domain PDMA0 supports the following features:

•

Implements CPPI 5.0 compliant third-party Unified Transfer Controller (UTC)

•

Provides 1 memory write access unit (Write Unit 0):

–

Supports write bursts up to 32 bytes (limited by Tx Per-Channel FIFO depth)

–

Provides a 32-bit wide VBUSP write-only master interface for peripheral accesses

–

Supports up to 8 outstanding writes

•

Provides 1 memory read access unit (Read Unit 0):

–

Supports 1 outstanding read per interface (VBUSP)

–

Supports read burst up to 32 bytes (limited by Rx Per-Channel FIFO depth)

–

Provides a 32-bit wide VBUSP read-only master interface for peripheral accesses

•

Supports up to 3 simultaneous destination (Tx) channels

•

Supports up to 3 simultaneous source (Rx) channels

•

Supports static Transfer Requests (TRs) only

•

Supports MCAN special transfer mode

•

Provides per-channel buffering:

–

Provides 8x128-bit word deep data FIFO for each destination channel

–

Provides 8x128-bit word deep data FIFO for each source channel

–

Provides 128-bit wide PSI-L compliant data interface to remote UDMA and remote peripherals

–

Includes 1 output event transport lane

–

Provides 128-bit wide PSI-L compliant data interface from remote UDMA and remote peripherals

–

Includes 1 input event transport lane

6.10.1.1.4 PDMA1 Features

The MAIN domain PDMA1 supports the following features:

•

Implements CPPI 5.0 compliant third-party Unified Transfer Controller (UTC)

AM652X Folha de dados(PDF) 252 Page - Texas Instruments

AM652X Folha de dados(HTML) 252 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL