AFS090 datasheet(18/334 Pages) MICROSEMI

18 / 334 page

Device Architecture

2- 2

R e v ision 2

The system application, Level 3, is the larger user application that utilizes one or more applets. Designing

at the highest level of abstraction supported by the Fusion technology stack, the application can be easily

created in FPGA gates by importing and configuring multiple applets.

In fact, in some cases an entire FPGA system design can be created without any HDL coding.

An optional MCU enables a combination of software and HDL-based design methodologies. The MCU

can be on-chip or off-chip as system requirements dictate. System portioning is very flexible, allowing the

MCU to reside above the applets or to absorb applets, or applets and backbone, if desired.

The Fusion technology stack enables a very flexible design environment. Users can engage in design

across a continuum of abstraction from very low to very high.

Core Architecture

VersaTile

Based upon successful ProASIC3/E logic architecture, Fusion devices provide granularity comparable to

gate arrays. The Fusion device core consists of a sea-of-VersaTiles architecture.

As illustrated in Figure 2-2, there are four inputs in a logic VersaTile cell, and each VersaTile can be

configured using the appropriate flash switch connections:

•

Any 3-input logic function

•

Latch with clear or set

•

D-flip-flop with clear or set

•

Enable D-flip-flop with clear or set (on a 4th input)

VersaTiles can flexibly map the logic and sequential gates of a design. The inputs of the VersaTile can be

inverted (allowing bubble pushing), and the output of the tile can connect to high-speed, very-long-line

routing resources. VersaTiles and larger functions are connected with any of the four levels of routing

hierarchy.

When the VersaTile is used as an enable D-flip-flop, the SET/CLR signal is supported by a fourth input,

which can only be routed to the core cell over the VersaNet (global) network.

The output of the VersaTile is F2 when the connection is to the ultra-fast local lines, or YL when the

connection is to the efficient long-line or very-long-line resources (Figure 2-2).

Note:

*This input can only be connected to the global clock distribution network.

Figure 2-2 •

Fusion Core VersaTile

Switch (flash connection)

Ground

Via (hard connection)

Legend:

Pin 1

Data

CLK

CLR/

Enable

CLR

XC*

AFS090 Folha de dados(PDF) 18 Page - Microsemi Corporation

AFS090 Folha de dados(HTML) 18 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL