Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AFS090 Folha de dados(PDF) 54 Page - Microsemi Corporation

Nome de Peças AFS090
Descrição Electrónicos  Fusion Family of Mixed Signal FPGAs
PDF  334 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  MICROSEMI [Microsemi Corporation]
Página de início  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

AFS090 Folha de dados(HTML) 54 Page - Microsemi Corporation

Back Button AFS090 Datasheet HTML 50Page - Microsemi Corporation AFS090 Datasheet HTML 51Page - Microsemi Corporation AFS090 Datasheet HTML 52Page - Microsemi Corporation AFS090 Datasheet HTML 53Page - Microsemi Corporation AFS090 Datasheet HTML 54Page - Microsemi Corporation AFS090 Datasheet HTML 55Page - Microsemi Corporation AFS090 Datasheet HTML 56Page - Microsemi Corporation AFS090 Datasheet HTML 57Page - Microsemi Corporation AFS090 Datasheet HTML 58Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 334 page
background image
Device Architecture
2- 38
R e visio n 2
Table 2-17 • VRPSM Signal Descriptions
Signal Name
Width Dir.
Function
VRPU
1
In Voltage Regulator Power-Up
0 – Voltage regulator disabled. PUB must be floated or pulled up, and
the TRST pin must be grounded to disable the voltage regulator.
1 – Voltage regulator enabled
VRINITSTATE
1
In Voltage Regulator Initial State
Defines the voltage Regulator status upon power-up of the 3.3 V. The
signal is configured by Libero IDE when the VRPSM macro is generated.
Tie off to 1 – Voltage regulator enables when 3.3 V is powered.
Tie off to 0 – Voltage regulator disables when 3.3 V is powered.
RTCPSMMATCH
1
In RTC Power System Management Match
Connect from RTCPSMATCH signal from RTC in AB
0 transition to 1 turns on the voltage regulator
PUB
1
In External pin, built-in weak pull-up
Power-Up Bar
0 – Enables voltage regulator at all times
TRST*
1
In External pin, JTAG Test Reset
1 – Enables voltage regulator at all times
FPGAGOOD
1
Out Indicator that the FPGA is powered and functional
No need to connect if it is not used.
1 – Indicates that the FPGA is powered up and functional.
0 – Not possible to read by FPGA since it has already powered off.
PUCORE
1
Out Power-Up Core
Inverted signal of PUB. No need to connect if it is not used.
VREN*
1
Out Voltage Regulator Enable
Connected to 1.5 V voltage regulator in Fusion device internally.
0 – Voltage regulator disables
1 – Voltage regulator enables
Note:
*Signals are hardwired internally and do not exist in the macro core.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com