Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AFS090 Folha de dados(PDF) 44 Page - Microsemi Corporation

Nome de Peças AFS090
Descrição Electrónicos  Fusion Family of Mixed Signal FPGAs
PDF  334 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  MICROSEMI [Microsemi Corporation]
Página de início  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

AFS090 Folha de dados(HTML) 44 Page - Microsemi Corporation

Back Button AFS090 Datasheet HTML 40Page - Microsemi Corporation AFS090 Datasheet HTML 41Page - Microsemi Corporation AFS090 Datasheet HTML 42Page - Microsemi Corporation AFS090 Datasheet HTML 43Page - Microsemi Corporation AFS090 Datasheet HTML 44Page - Microsemi Corporation AFS090 Datasheet HTML 45Page - Microsemi Corporation AFS090 Datasheet HTML 46Page - Microsemi Corporation AFS090 Datasheet HTML 47Page - Microsemi Corporation AFS090 Datasheet HTML 48Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 334 page
background image
Device Architecture
2- 28
R e visio n 2
CCC Physical Implementation
The CCC circuit is composed of the following (Figure 2-23):
PLL core
3 phase selectors
6 programmable delays and 1 fixed delay
5 programmable frequency dividers that provide frequency multiplication/division (not shown in
Figure 2-23 because they are automatically configured based on the user's required frequencies)
1 dynamic shift register that provides CCC dynamic reconfiguration capability (not shown)
CCC Programming
The CCC block is fully configurable. It is configured via static flash configuration bits in the array, set by
the user in the programming bitstream, or configured through an asynchronous dedicated shift register,
dynamically accessible from inside the Fusion device. The dedicated shift register permits changes of
parameters such as PLL divide ratios and delays during device operation. This latter mode allows the
user to dynamically reconfigure the PLL without the need for core programming. The register file is
accessed through a simple serial interface.
Note:
Clock divider and multiplier blocks are not shown in this figure or in SmartGen. They are
automatically configured based on the user's required frequencies.
Figure 2-23 • PLL Block
PLL Core
Phase
Select
Phase
Select
Phase
Select
GLA
CLKA
GLB
YB
GLC
YC
Fixed Delay
Programmable
Delay Type 1
Programmable
Delay Type 2
Programmable
Delay Type 2
Programmable
Delay Type 1
Programmable
Delay Type 2
Programmable
Delay Type 1
Four-Phase Output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com