Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AFS090 Folha de dados(PDF) 53 Page - Microsemi Corporation

Nome de Peças AFS090
Descrição Electrónicos  Fusion Family of Mixed Signal FPGAs
PDF  334 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  MICROSEMI [Microsemi Corporation]
Página de início  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

AFS090 Folha de dados(HTML) 53 Page - Microsemi Corporation

Back Button AFS090 Datasheet HTML 49Page - Microsemi Corporation AFS090 Datasheet HTML 50Page - Microsemi Corporation AFS090 Datasheet HTML 51Page - Microsemi Corporation AFS090 Datasheet HTML 52Page - Microsemi Corporation AFS090 Datasheet HTML 53Page - Microsemi Corporation AFS090 Datasheet HTML 54Page - Microsemi Corporation AFS090 Datasheet HTML 55Page - Microsemi Corporation AFS090 Datasheet HTML 56Page - Microsemi Corporation AFS090 Datasheet HTML 57Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 334 page
background image
Fusion Family of Mixed Signal FPGAs
R e visio n 2
2 - 37
Voltage Regulator and Power System Monitor (VRPSM)
The VRPSM macro controls the power-up state of the FPGA. The power-up bar (PUB) pin can turn on
the voltage regulator when set to 0. TRST can enable the voltage regulator when deasserted, allowing
the FPGA to power-up when user want access to JTAG ports. The inputs VRINITSTATE and
RTCPSMMATCH come from the flash bits and RTC, and can also power up the FPGA.
Table 2-15 • Memory Map for RTC in ACM Register and Description
ACMADDR
Register Name
Description
Use
Default
Value
0x40
COUNTER0
Counter bits 7:0
Used to preload the counter to
a specified start point.
0x00
0x41
COUNTER1
Counter bits 15:8
0x00
0x42
COUNTER2
Counter bits 23:16
0x00
0x43
COUNTER3
Counter bits 31:24
0x00
0x44
COUNTER4
Counter bits 39:32
0x00
0x48
MATCHREG0
Match register bits 7:0
The RTC comparison bits
0x00
0x49
MATCHREG1
Match register bits 15:8
0x00
0x4A
MATCHREG2
Match register bits 23:16
0x00
0x4B
MATCHREG3
Match register bits 31:24
0x00
0x4C
MATCHREG4
Match register bits 39:32
0x00
0x50
MATCHBIT0
Individual match bits 7:0
The output of the XNOR gates
0 – Not matched
1 – Matched
0x00
0x51
MATCHBIT1
Individual match bits 15:8
0x00
0x52
MATCHBIT2
Individual match bits 23:16
0x00
0x53
MATCHBIT3
Individual match bits 31:24
0x00
0x54
MATCHBIT4
Individual match bits 29:32
0x00
0x58
CTRL_STAT
Control (write/read) / Status
(read only) register bits
Refer
to
Table 2-16
on
page 2-36 for details.
0x00
Note:
*Signals are hardwired internally and do not exist in the macro core.
Figure 2-30 • VRPSM Macro
VRPU
PUB
VRINITSTATE
RTCPSMMATCH
FPGAGOOD
PUCORE
VREN*
VRPSM
TRST*



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com