Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

HD64F2149YV Folha de dados(PDF) 788 Page - Renesas Technology Corp

Nome de Peças HD64F2149YV
Descrição Electrónicos  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  RENESAS [Renesas Technology Corp]
Página de início  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2149YV Folha de dados(HTML) 788 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 784Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 785Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 786Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 787Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 788Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 789Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 790Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 791Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 792Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 788 / 1075 page
background image
Section 24 Power-Down State
Rev. 3.00 Jan 18, 2006 page 760 of 1044
REJ09B0280-0300
Table 24.4
MSTP Bits and Corresponding On-Chip Supporting Modules
Register
Bit
Module
MSTPCRH
MSTP15*
—
MSTP14
Data transfer controller (DTC)
MSTP13
16-bit free-running timer (FRT)
MSTP12
8-bit timers (TMR0, TMR1)
MSTP11
8-bit PWM timer (PWM), 14-bit PWM timer (PWMX)
MSTP10
D/A converter
MSTP9
A/D converter
MSTP8
8-bit timers (TMRX, TMRY), timer connection
MSTPCRL
MSTP7
Serial communication interface 0 (SCI0)
MSTP6
Serial communication interface 1 (SCI1)
MSTP5
Serial communication interface 2 (SCI2)
MSTP4
I
2C bus interface (IIC) channel 0
MSTP3
I
2C bus interface (IIC) channel 1
MSTP2
Host interface (HIF:XBS),
keyboard matrix interrupt mask register (KMIMR),
keyboard matrix interrupt mask register A (KMIMRA),
port 6 MOS pull-up control register (KMPCR),
keyboard buffer controller (PS2)
MSTP1
—
MSTP0
Host interface (HIF: LPC), wakeup event interrupt mask register B
(WUEMRB)
Notes: Bit 1 can be read or written to, but do not affect operation.
*
Bit 15 must not be set to 1.
24.5.2
Usage Note
If there is conflict between DTC module stop mode setting and a DTC bus request, the bus request
has priority and the MSTP bit will not be set to 1.
Write 1 to the MSTP bit again after the DTC bus cycle.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com