HD64F2149YV datasheet(406/1075 Pages) RENESAS

Nome de Peças	HD64F2149YV

Descrição Electrónicos	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

Fabricante Electrônico	RENESAS [Renesas Technology Corp]

Página de início	http://www.renesas.com

Logo

406 / 1075 page

Section 12 8-Bit Timers

Rev. 3.00 Jan 18, 2006 page 378 of 1044

REJ09B0280-0300

12.6.4

Contention between Compare-Matches A and B

If compare-matches A and B occur at the same time, the 8-bit timer operates in accordance with

the priorities for the output states set for compare-match A and compare-match B, as shown in

table 12.7.

Table 12.7

Timer Output Priorities

Output Setting

Priority

Toggle output

High

1 output

0 output

No change

Low

12.6.5

Switching of Internal Clocks and TCNT Operation

TCNT may increment erroneously when the internal clock is switched over. Table 12.8 shows the

relationship between the timing at which the internal clock is switched (by writing to the CKS1

and CKS0 bits) and the TCNT operation

When the TCNT clock is generated from an internal clock, the falling edge of the internal clock

pulse is detected. If clock switching causes a change from high to low level, as shown in no. 3 in

table 12.8, a TCNT clock pulse is generated on the assumption that the switchover is a falling

edge. This increments TCNT.

Erroneous incrementation can also happen when switching between internal and external clocks.

HD64F2149YV Folha de dados(PDF) 406 Page - Renesas Technology Corp