M32CSLASH8B datasheet(264/406 Pages) RENESAS

264 / 406 page

Under development

M32C/8B Group

17. Serial Interfaces

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 247 of 385

Figure 17.32

i = 0 to 4

NOTES:

1. Set to 1 in the direct format, and set to 0 in the inverse format.

2. Set to 0 in the direct format, and set to 1 in the inverse format.

3. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).

4. Determine whether an "L" is output from the TXDi pin by reading the port that shares a pin with the RXDi pin in the receive

operation complete interrupt routine. When an "L" is output, wait for one clock cycle to read the UiRB register.

UiMR register: bits SMD2 to SMD0 = 101b

CKDIR bit = 0

STPS bit = 0

PRY bit

PRYE bit = 1

IOPOL bit = 0

UART mode: 8-bit data length

Select internal clock

Select 1 stop bit

Parity select bit(1)

Parity enabled

UiC0 register: bits CLK1 and CLK0

CRD bit = 1

NCH bit = 1

CKPOL bit = 0

UFORM bit

UiBRG register count source select bits

CTS function disabled

N-channel open drain output

Bit order select bit(2)

UiC1 register: TE bit = 0

RE bit = 0

UiIRS bit = 1

UiRRM bit = 0

UiLCH bit

UiERE bit = 1

Transmit operation disabled

Receive operation disabled

Transmit completion as transmit interrupt source

Data logic select bit(2)

Error signal output enabled

Pin setting in the Function Select Registers

UiSMR register = 00h

UiSMR2 register = 00h

UiSMR3 register = 00h

UiSMR4 register = 00h

m = 00h to FFh

Baud rate =

16(m + 1)

fj = f1, f8, f2n(3)

UiBRG register = m

End

Transmit operation starts by writing data to the UiTB register

Receive operation starts when the start bit is detected.

Read the UiRB register when the receive operation is completed.

Transmit operation enabled

Receive operation enabled

UiC1 register: TE bit = 1

RE bit = 1

Transmit interrupt priority level select bits

Interrupt not requested

SiTIC register: bits ILVL2 to ILVL0

IR bit = 0

Receive interrupt priority level select bits

Interrupt not requested

SiRIC register: bits ILVL2 to ILVL0

IR bit = 0

Interrupt enabled

I flag = 1

Interrupt disabled

I flag = 0

Start

M32C/8B Folha de dados(PDF) 264 Page - Renesas Technology Corp

M32C/8B Folha de dados(HTML) 264 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL