Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ADIN1101BCPZ-R7 Folha de dados(PDF) 38 Page - Analog Devices

Nome de Peças ADIN1101BCPZ-R7
Descrição Electrónicos  Robust, Industrial, Low Power 10BASE-T1L PHY
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADIN1101BCPZ-R7 Folha de dados(HTML) 38 Page - Analog Devices

Back Button ADIN1101BCPZ-R7 Datasheet HTML 34Page - Analog Devices ADIN1101BCPZ-R7 Datasheet HTML 35Page - Analog Devices ADIN1101BCPZ-R7 Datasheet HTML 36Page - Analog Devices ADIN1101BCPZ-R7 Datasheet HTML 37Page - Analog Devices ADIN1101BCPZ-R7 Datasheet HTML 38Page - Analog Devices ADIN1101BCPZ-R7 Datasheet HTML 39Page - Analog Devices ADIN1101BCPZ-R7 Datasheet HTML 40Page - Analog Devices ADIN1101BCPZ-R7 Datasheet HTML 41Page - Analog Devices ADIN1101BCPZ-R7 Datasheet HTML 42Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 79 page
background image
Data Sheet
ADIN1101
MDIO INTERFACE
analog.com
Rev. A | 38 of 79
The management interface provides a 2-wire serial interface
(MDIO) between a host controller (such as microcontroller or an
external MAC chip) and the ADIN1101, allowing read and write
operations in the management registers.
The management interface of the ADIN1101 is compatible with both
IEEE Standard 802.3 Clause 22 and IEEE Standard 802.3 Clause
45.
The hardware configuration pins determine the default value of
some registers after power-up, hardware reset, or software reset.
For those registers, the reset value referenced in the register bit
description tables is listed as pin dependent. This dependency
allows the ADIN1101 to be configured in hardware without the
need for software operations over the MDIO interface (unmanaged
application).
The Hardware Configuration Pins section provides full details on
configuration pin setup for managed and unmanaged applications.
The access permissions of the registers are as follows:
R/W: read/write
R: read only
R LL: read only, latch low
R LH: read only, latch high
R/W SC: read/write, self clear
R SC: read only, self clear
CLAUSE 22
IEEE Standard 802.3 Clause 22 allows access to up to 32 registers
in 32 different PHY addresses.
The IEEE Clause 22 MDIO manageable device (MMD) register
access format is shown in Table 35 and Table 36.
Table 35. Clause 22 Frame Format
MSB
LSB
D31 to D30
D29 to D28
D27 to D23
D22 to D18
D17 to D16
D15 to D0
ST
OP
PHYADR
REGAD
TA
Data
Table 36. Clause 22 Input Register Decode
Bit
Description
ST
2-bit start of frame (01 for Clause 22)
OP
2-bit operation code
01: write
10: read
PHYADR
5-bit PHY address
REGAD
5-bit register address
TA
2-bit turn around field used to avoid contention during a read transition, 2-bit time spacing between register address field and data field
Data
16-bit data, MSB first



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com