Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

PM7367-PI Folha de dados(PDF) 23 Page - PMC-Sierra, Inc

Nome de Peças PM7367-PI
Descrição Electrónicos  FRAME ENGINE AND DATA LINK MANAGER
PDF  323 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  PMC [PMC-Sierra, Inc]
Página de início  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7367-PI Folha de dados(HTML) 23 Page - PMC-Sierra, Inc

Back Button PM7367-PI Datasheet HTML 19Page - PMC-Sierra, Inc PM7367-PI Datasheet HTML 20Page - PMC-Sierra, Inc PM7367-PI Datasheet HTML 21Page - PMC-Sierra, Inc PM7367-PI Datasheet HTML 22Page - PMC-Sierra, Inc PM7367-PI Datasheet HTML 23Page - PMC-Sierra, Inc PM7367-PI Datasheet HTML 24Page - PMC-Sierra, Inc PM7367-PI Datasheet HTML 25Page - PMC-Sierra, Inc PM7367-PI Datasheet HTML 26Page - PMC-Sierra, Inc PM7367-PI Datasheet HTML 27Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 323 page
background image
PM7367 FREEDM-32P32
DATA SHEET
PMC-1991499
ISSUE 2
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMER’S INTERNAL USE
9
7
PIN DESCRIPTION
Table 1 – Line Side Interface Signals (132)
Pin Name
Type
Pin
No.
Function
RCLK[0]
RCLK[1]
RCLK[2]
RCLK[3]
RCLK[4]
RCLK[5]
RCLK[6]
RCLK[7]
RCLK[8]
RCLK[9]
RCLK[10]
RCLK[11]
RCLK[12]
RCLK[13]
RCLK[14]
RCLK[15]
RCLK[16]
RCLK[17]
RCLK[18]
RCLK[19]
RCLK[20]
RCLK[21]
RCLK[22]
RCLK[23]
RCLK[24]
RCLK[25]
RCLK[26]
RCLK[27]
RCLK[28]
RCLK[29]
RCLK[30]
RCLK[31]
Input
G1
G3
F2
F3
E2
D1
D2
B4
A4
C6
A5
C7
B7
C8
A8
C9
A9
C10
A10
C11
A12
C12
A13
C13
B14
A15
D14
A16
C16
D16
W17
Y17
The receive line clock signals (RCLK[31:0])
contain the recovered line clock for the 32
independently timed links. Processing of
the receive links is on a priority basis, in
descending order from RCLK[0] to
RCLK[31]. Therefore, the highest rate link
should be connected to RCLK[0] and the
lowest to RCLK[31]. RD[31:0] is sampled
on the rising edge of the corresponding
RCLK[31:0] clock.
For channelised T1 or E1 links, RCLK[n]
must be gapped during the framing bit (for
T1 interfaces) or during time-slot 0 (for E1
interfaces) of the RD[n] stream. The
FREEDM-32P32 uses the gapping
information to determine the time-slot
alignment in the receive stream.
RCLK[31:0] is nominally a 50% duty cycle
clock of 1.544 MHz for T1 links and 2.048
MHz for E1 links.
For unchannelised links, RCLK[n] must be
externally gapped during the bits or time-
slots that are not part of the transmission
format payload (i.e. not part of the HDLC
packet). RCLK[2:0] is nominally a 50% duty
cycle clock between 0 and 52 MHz.
RCLK[31:3] is nominally a 50% duty cycle
clock between 0 and 10 MHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com