PM7347 datasheet(323/341 Pages) PMC

323 / 341 page

S/UNI®-JET Data Sheet

Released

Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use

323

Document ID: PMC-1990267, Issue 3

Notes

Output propagation delay time is the time in nanoseconds from the 1.4 Volt point of the reference signal

to the 1.4 Volt point of the output.

Maximum output propagation delays are measured with a 100 pF load on the Microprocessor Interface

data bus, (D[7:0]).

A valid read cycle is defined as a logical OR of the CSB and the RDB signals.

In non-multiplexed address/data bus architectures, ALE should be held high so parameters tSALR,

tHALR, tVL, tSLR, and tHLR are not applicable.

Parameter tHAR is not applicable if address latching is used.

When a set-up time is specified between an input and a clock, the set-up time is the time in

nanoseconds from the 1.4 Volt point of the input to the 1.4 Volt point of the clock.

When a hold time is specified between an input and a clock, the hold time is the time in nanoseconds

from the 1.4 Volt point of the input to the 1.4 Volt point of the clock.

Table 49 Microprocessor Interface Write Access (Figure 76)

Symbol

Parameter

Min

Max

Units

tSAW

Address to Valid Write Set-up Time

tSDW

Data to Valid Write Set-up Time

tSALW

Address to Latch Set-up Time

tHALW

Address to Latch Hold Time

tVL

Valid Latch Pulse Width

tSLW

Latch to Write Set-up

tHLW

Latch to Write Hold

tHDW

Data to Valid Write Hold Time

tHAW

Address to Valid Write Hold Time

tVWR

Valid Write Pulse Width

PM7347 Folha de dados(PDF) 323 Page - PMC-Sierra, Inc

PM7347 Folha de dados(HTML) 323 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL