Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

PM7347 Folha de dados(PDF) 89 Page - PMC-Sierra, Inc

Nome de Peças PM7347
Descrição Electrónicos  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  PMC [PMC-Sierra, Inc]
Página de início  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Folha de dados(HTML) 89 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 85Page - PMC-Sierra, Inc PM7347 Datasheet HTML 86Page - PMC-Sierra, Inc PM7347 Datasheet HTML 87Page - PMC-Sierra, Inc PM7347 Datasheet HTML 88Page - PMC-Sierra, Inc PM7347 Datasheet HTML 89Page - PMC-Sierra, Inc PM7347 Datasheet HTML 90Page - PMC-Sierra, Inc PM7347 Datasheet HTML 91Page - PMC-Sierra, Inc PM7347 Datasheet HTML 92Page - PMC-Sierra, Inc PM7347 Datasheet HTML 93Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
89
Document ID: PMC-1990267, Issue 3
Register 303H: S/UNI-JET Receive Configuration
Bit
Type
Function
Default
Bit 7
R/W
RFRM[1]
0
Bit 6
R/W
RFRM[0]
0
Bit 5
R/W
LOFINT[1]
0
Bit 4
R/W
LOFINT[0]
0
Bit 3
R/W
RSCLKR
0
Bit 2
R/W
RCLKINV
0
Bit 1
R/W
RPOSINV
0
Bit 0
R/W
RNEGINV
0
RNEGINV
The RNEGINV bit provides polarity control for input RNEG/RLCV/ROHM. When a logic
zero is written to RNEGINV, the input RNEG/RLCV/ROHM is not inverted. When a logic
one is written to RNEGINV, the input RNEG/RLCV/ROHM is inverted. The RNEGINV bit
setting does not affect the loopback data in diagnostic loopback.
RPOSINV
The RPOSINV bit provides polarity control for input RPOS/RDATI. When a logic zero is
written to RPOSINV , the input RPOS/RDATI is not inverted. When a logic one is written to
RPOSINV , the input RPOS/RDATI is inverted. The RPOSINV bit setting does not affect the
loopback data in diagnostic loopback.
RCLKINV
The RCLKINV bit provides polarity control for input RCLK. When a logic zero is written to
RCLKINV, RCLK is not inverted and inputs RPOS/RDATI and RNEG/RLCV/ROHM are
sampled on the rising edge of RCLK. When a logic one is written to RCLKINV, RCLK is
inverted and inputs RPOS/RDATI and RNEG/RLCV/ROHM are sampled on the falling edge
of RCLK.
RSCLKR
The RSCLKR bit is in effect only when the FRMRONLY bit in the S/UNI-JET Configuration
1 Register is set to logic one. When RSCLKR is a logic one, the RDATO, RFPO/RMFPO,
and ROVRHD outputs are updated on the rising edge of RSCLK. When RSCLKR is a logic
zero, the RDATO, RFPO/RMFPO, and ROVRHD outputs are updated on the falling edge of
RSCLK. If the RXGAPEN bit is a logic one, then RSCLKR affects RGAPCLK in the same
manner as it affects RSCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com