Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

WM8591GEDS/V Folha de dados(PDF) 32 Page - Wolfson Microelectronics plc

Nome de Peças WM8591GEDS/V
Descrição Electrónicos  24-bit, 192kHz Stereo CODEC
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  WOLFSON [Wolfson Microelectronics plc]
Página de início  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8591GEDS/V Folha de dados(HTML) 32 Page - Wolfson Microelectronics plc

Back Button WM8591GEDS/V Datasheet HTML 28Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 29Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 30Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 31Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 32Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 33Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 34Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 35Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 36Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 51 page
background image
WM8591
Production Data
w
PD Rev 4.0 December 2005
32
ADC/DAC SYNCHRONIZATION
The WM8591 has a range of features which can be configured to enhance the performance of the
ADC and DAC when operated simultaneously.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
6
ADCMCLKINV
0
ADCMCLK Polarity:
0: non-inverted
1: inverted
R11 (0Bh)
ADC Interface
Control
7
DACSYNCEN
0
Enable the DAC Synchronizer:
0: Disabled
1: Enabled
0
ADCSYNCEN
0
Enable the ADC Synchronizer:
0: Disabled
1: Enabled
4
ADCMCLK2DAC
0
Set both ADC and DAC to use ADCMCLK:
0: DAC uses DACMCLK
1: DAC uses ADCMCLK
5
ADCMCLKX2
0
Allows DAC synchronizer to synchronize to ADC operating at
2x DAC rate:
0: Disabled
1: Enabled
6
DACMCLKINV
0
DACMCLK Polarity:
0: non-inverted
1: inverted
7
DACMCLKX2
0
Allows ADC synchronizer to synchronize to DAC operating at
2x ADC rate:
0: Disabled
1: Enabled
R28 (1Ch)
0011100
ADC/DAC
Synchronization
8
DACMCLK2ADC
0
Set both DAC and ADC to use DACMCLK:
0: ADC uses ADCMCLK
1: ADC uses DACMCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com