Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

WM8591GEDS/V Folha de dados(PDF) 34 Page - Wolfson Microelectronics plc

Nome de Peças WM8591GEDS/V
Descrição Electrónicos  24-bit, 192kHz Stereo CODEC
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  WOLFSON [Wolfson Microelectronics plc]
Página de início  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8591GEDS/V Folha de dados(HTML) 34 Page - Wolfson Microelectronics plc

Back Button WM8591GEDS/V Datasheet HTML 30Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 31Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 32Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 33Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 34Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 35Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 36Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 37Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 38Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 51 page
background image
WM8591
Production Data
w
PD Rev 4.0 December 2005
34
Figure 22 ALC Operation
The gain control circuit is enabled by setting the LCMODE control bit. The user can select between
Limiter mode and three different ALC modes using the LCSEL control bits.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R17 (11h)
0010001
ALC Control 2
8
LCMODE
1
ALC/Limiter Select
0 = ALC Mode
1 = Limiter Mode
R16 (10h)
0010000
ALC Control 1
8:7
LCSEL
11
LC Function Select
00 = Disabled
01 = Right channel only
10 = Left channel only
11 = Stereo
Both the ALC and Limiter functions can operate in stereo or single channel modes. In stereo mode,
the ALC/Limiter operates on both PGAs. In single channel mode, only one PGA is controlled by the
ALC/Limiter mechanism, while the other channel runs independently with its PGA gain set through
the control register.
When enabled, the threshold for the limiter or target level for the ALC is programmed using the LCT
control bits. This allows the threshold/target level to be programmed between 0dB and -22.5dB in
1.5dB steps. Note that for the ALC, target levels of 0dB and -1.5dB give a threshold of -3dB. This is
because the ALC can give erroneous operation if the target level is set too high.
When disabled, the last gain level programmed by the ALC/Limiter will remain stored in the input
PGAs. The desired fixed gain level must then be programmed manually via registers R14 and R15.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R16 (10h)
0010000
ALC Control 1
3:0
LCT[3:0]
1110
(-1.5dB)
Limiter Threshold/ALC Target Level in
1.5dB Steps:
0000: -22.5dB FS
0001: -21dB FS
1101: -3dB FS
1110: -1.5dB FS
1111: 0dB FS
hold
time
decay
time
attack
time
input
signal
signal
after
ALC
PGA
gain
ALC
target
level



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com