Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

WM8591GEDS/V Folha de dados(PDF) 28 Page - Wolfson Microelectronics plc

Nome de Peças WM8591GEDS/V
Descrição Electrónicos  24-bit, 192kHz Stereo CODEC
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  WOLFSON [Wolfson Microelectronics plc]
Página de início  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8591GEDS/V Folha de dados(HTML) 28 Page - Wolfson Microelectronics plc

Back Button WM8591GEDS/V Datasheet HTML 24Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 25Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 26Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 27Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 28Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 29Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 30Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 31Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 32Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 51 page
background image
WM8591
Production Data
w
PD Rev 4.0 December 2005
28
DIGITAL ATTENUATOR CONTROL MODE
Setting the ATC register bit causes the left channel attenuation settings to be applied to both left and
right channel DACs from the next audio input sample. No update to the attenuation registers is
required for ATC to take effect.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R7 (07h)
0000111
DAC Channel Control
1
ATC
0
Attenuator Control Mode:
0 : Right channel use Right
attenuation
1:
Right Channel use Left
Attenuation
INFINITE ZERO DETECT ENABLE
Setting the IZD register bit will enable the internal infinite zero detect function:
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R7 (07h)
0000111
DAC Channel Control
2
IZD
0
Infinite Zero Mute Enable
0 : disable infinite zero mute
1: enable infinite zero Mute
With IZD enabled, applying 1024 consecutive zero input samples to the DAC will cause both DAC
outputs to be muted. Mute will be removed as soon as any channel receives a non-zero input.
DAC OUTPUT CONTROL
The DAC output control word determines how the left and right inputs to the audio Interface are
applied to the left and right DACs:
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
PL[3:0]
Left
Output
Right
Output
0000
Mute
Mute
0001
Left
Mute
0010
Right
Mute
0011
(L+R)/2
Mute
0100
Mute
Left
0101
Left
Left
0110
Right
Left
0111
(L+R)/2
Left
1000
Mute
Right
1001
Left
Right
1010
Right
Right
1011
(L+R)/2
Right
1100
Mute
(L+R)/2
1101
Left
(L+R)/2
1110
Right
(L+R)/2
R7 (07h)
0000111
DAC Control
7:4
PL[3:0]
1001
1111
(L+R)/2
(L+R)/2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com