| Os motores de busca de Datasheet de Componentes eletrônicos |
|
WM8591GEDS/V Folha de dados(PDF) 38 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8591GEDS/V Folha de dados(HTML) 38 Page - Wolfson Microelectronics plc |
|
38 / 51 page ![]() WM8591 Production Data w PD Rev 4.0 December 2005 38 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 7:0 LDA[7:0] 11111111 (0dB) Digital Attenuation Data for Left Channel DACL in 0.5dB Steps R3 (03h) 0000011 Digital Attenuation DACL 8 UPDATED Not latched Controls Simultaneous Update of all Attenuation Latches: 0: Store LDA1 in intermediate latch (no change to output) 1: Store LDA1 and update attenuation on all channels 7:0 RDA[6:0] 11111111 (0dB) Digital Attenuation Data for Right Channel DACR in 0.5dB Steps R4 (04h) 0000100 Digital Attenuation DACR 8 UPDATED Not latched Controls Simultaneous Update of all Attenuation Latches: 0: Store RDA1 in intermediate latch (no change to output) 1: Store RDA1 and update attenuation on all channels 7:0 MDA[7:0] 11111111 (0dB) Digital Attenuation Data for all DAC Channels in 0.5dB Steps R5 (05h) 0000101 Master Digital Attenuation (All Channels) 8 UPDATED Not latched Controls Simultaneous Update of all Attenuation Latches: 0: Store gain in intermediate latch (no change to output) 1: Store gain and update attenuation on all channels R6 (06h) 0000110 Phase Swaps 1:0 PHASE 00 Controls Phase of DAC Outputs (LEFT, RIGHT Channel): 0: Sets non inverted output phase 1: inverts phase of DAC output 0 DZCEN 0 DAC Digital Volume Zero Cross Enable: 0: Zero Cross detect disabled 1: Zero Cross detect enabled 1 ATC 0 Attenuator Control: 0: All DACs use attenuations as programmed 1: Right DAC uses left DAC attenuations 2 IZD 0 Infinite Zero Detection Circuit Control and Automute Control: 0: Infinite zero detect automute disabled 1: Infinite zero detect automute enabled 3 TOD 0 DAC and ADC Analogue Zero Cross Detect Timeout Disable: 0 : Timeout enabled 1: Timeout disabled DAC Output Control PL[3:0] Left Output Right Output PL[3:0] Left Output Right Output 0000 Mute Mute 1000 Mute Right 0001 Left Mute 1001 Left Right 0010 Right Mute 1010 Right Right 0011 (L+R)/2 Mute 1011 (L+R)/2 Right 0100 Mute Left 1100 Mute (L+R)/2 0101 Left Left 1101 Left (L+R)/2 0110 Right Left 1110 Right (L+R)/2 R7 (07h) 0000111 DAC Control 7:4 PL[3:0] 1001 0111 (L+R)/2 Left 1111 (L+R)/2 (L+R)/2 |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |