| Os motores de busca de Datasheet de Componentes eletrônicos |
|
SC1100 Folha de dados(PDF) 67 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
SC1100 Folha de dados(HTML) 67 Page - National Semiconductor (TI) |
|
67 / 348 page ![]() Revision 1.1 67 www.national.com SuperI/O Module (Continued) 4.2 MODULE ARCHITECTURE The SIO module comprises a collection of generic func- tional blocks. Each functional block is described in detail later in this chapter. The beginning of this chapter describes the SIO structure and provides all device specific information, including special implementation of generic blocks, system interface, and device configuration. The SIO module is based on six logical devices, the host interface, and a central configuration register set, all built around a central, internal 8-bit bus. The host interface serves as a bridge between the external ISA interface and the internal bus. It supports 8-bit I/O read, 8-bit I/O write and 8-bit DMA transactions, as defined in Personal Computer Bus Standard P996. The central configuration register set supports ACPI com- pliant PnP configuration. The configuration registers are structured as a subset of the Plug and Play Standard Reg- isters, defined in Appendix A of the Plug and Play ISA Specification Version 1.0a by Intel and Microsoft. All sys- tem resources assigned to the functional blocks (I/O address space, DMA channels and IRQ lines) are config- ured in, and managed by, the central configuration register set. In addition, some function-specific parameters are con- figurable through this unit and distributed to the functional blocks through special control signals. The source of the device internal clocks is the 48 MHz clock signal or through the 32.768 KHz crystal with an internal frequency multiplier. The RTC operates on a 32.768 KHz clock. Figure 4-2. Detailed SIO Block Diagram IRRX1 IRTX and Control Registers System Wakeup DACK[0-3]# DRQ[0-3] Host IRQ[1-12,14-15] SIN SOUT RTS# DTR#/BOUT CTS# Serial Port Configuration TC Infrared Interface Real Time Clock (RTC) IOCHRDY IOWR# IORD# AEN ZWS# ACCESS. AB1C AB1D AB2C AB2D Internal Internal Internal Signals Internal RI# DCD# DSR# bus 1 ACCESS. bus 2 Signal Communication Port Signals |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |