UCD3138064RGCR datasheet(38/104 Pages) TI

38 / 104 page

Bits [17:4]

Filter Period

KCompx

DPWMx Period

Filter YN

S0.23

14.0

S14.23

Round to

18 bits,

Clamp to

Positive

Truncate

low 4 bits

14.0

PERIOD_MULT_SEL

14.4

KCompx

DPWMx Period

Loop_VFF

Filter YN (Duty %)

Filter Duty

S0.23

14.0

S14.23

Resonant Duty 14.0

Round to

18 bits,

Clamp to

Positive

Clamp

Filter Output

Clamp High

Filter Output

Clamp Low

14.4

OUTPUT_MULT_SEL

Figure 9-12. Final Section for the Filter

This permits the filter output to be multiplied by a variety of correction factors to match the DPWM Period, to

provide for Voltage Feed Forward, or for other purposes. After this, there is another clamp. For resonant mode,

the filter can be used to generate both period and duty cycle.

9.3.5.1 Loop Multiplexer

The Loop Mux controls interconnections between the filters, front ends, and DPWMs. Any filter, front end, and

DPWM can be combined in a variety of configurations.

It also controls the following connections:

• DPWM to Front End

• Front End DAC control from Filters or Constant Current/Constant Power Module

• Filter Special Coefficients and Feed Forward

• DPWM synchronization

• Filter to DPWM

The following control modules are configured in the Loop Mux:

• Constant Power/Constant Current

• Cycle Adjustment (Current and flux balancing)

• Global Period

• Light Load (Burst Mode)

• Analog Peak Current Mode

9.3.5.2 Fault Multiplexer

In order to allow a flexible way of mapping several fault triggering sources to all the DPWMs channels, the

UCD3138x provides an extensive array of multiplexers that are united under the name Fault Mux module.

The Fault Mux Module supports the following types of mapping between all the sources of fault and all the

different fault response mechanisms inside each DPWM module.

• Many fault sources may be mapped to a single fault response mechanism. For instance an analog

comparator in charge of over voltage protection, a digital comparator in charge of over current protection

and an external digital fault pin can be all mapped to a Fault-A signal connected to a single FAULT MODULE

and shut down DPWM1-A.

• A single fault source can be mapped to many fault response mechanisms inside many DPWM modules.

For instance an analog comparator in charge of over current protection can be mapped to DPWM-0 through

DPWM-3 by way of several fault modules.

• Many fault sources can be mapped to many fault modules inside many DPWM modules.

UCD3138064

SLUSB72D – MARCH 2013 – REVISED APRIL 2021

www.ti.com

Submit Document Feedback

Product Folder Links: UCD3138064

UCD3138064RGCR Folha de dados(PDF) 38 Page - Texas Instruments

UCD3138064RGCR Folha de dados(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL