CYW2338
PRELIMINARY
2
Pin Definitions
Pin Name
Pin
No.
(TSSOP)
Pin
No.
(CSP)
Pin
No.
(MLF)
Pin
Type
Pin Description
VCC1
1
24
19
P
Power Supply Connection for PLL1 and PLL2: When pow-
er is removed from both the VCC1 and VCC2 pins, all latched
data is lost.
VP12
2
20
P
PLL1 Charge Pump Rail Voltage: This voltage accommo-
dates VCO circuits with tuning voltages higher than the VCC
of PLL1.
DOPLL1
3
3
1
O
PLL1 Charge Pump Output: The phase detector gain is
IP/2π. Sense polarity can be reversed by setting the FC bit in
software (via the Shift Register).
FIN15
5
3
I
Input to PLL1 Prescaler: Maximum frequency 2.5 GHz.
FIN1#
6
6
4
I
Complementary Input to PLL1 Prescaler: A bypass capac-
itor should be placed as close as possible to this pin and must
be connected directly to the ground plane.
OSC_IN
8
8
6
I
Oscillator Input: This input has a VCC/2 threshold and CMOS
logic level sensitivity.
OSC_OUT
9
10
7
O
Oscillator Output
FO/LD
10
11
8
O
Lock Detect Pin of PLL1 Section: This output is HIGH when
the loop is locked. It is multiplexed to the output of the pro-
grammable counters or reference dividers in the test program
mode. (Refer to Table 3 for configuration.)
CLOCK
11
12
9
I
Data Clock Input: One bit of data is loaded into the Shift
Register on the rising edge of this signal.
DATA
12
14
10
I
Serial Data Input
LE
13
15
11
I
Load Enable: On the rising edge of this signal, the data stored
in the Shift Register is latched into the reference counter and
configuration controls, PLL1 or PLL2 depending on the state
of the control bits.
FIN2#
15
17
13
I
Complementary Input to PLL2 Prescaler: A bypass capac-
itor should be placed as close as possible to this pin and must
be connected directly to the ground plane.
FIN216
18
14
I
Input to PLL2 Prescaler: Maximum frequency 1.1 GHz.
DOPLL2
18
20
16
O
PLL2 Charge Pump Output: The phase detector gain is
IP/2π. Sense polarity can be reversed by setting the FC bit in
software (via the Shift Register).
VP219
22
17
P
PLL2 Charge Pump Rail Voltage: This voltage accommo-
dates VCO circuits with tuning voltages higher than the VCC
of PLL2.
VCC220
23
18
P
Power Supply Connections for PLL1 and PLL2: When
power is removed from both the VCC1 and VCC2 pins, all
latched data is lost.
GND
4, 7, 14,
17
4, 7, 16,
19
2, 5, 12,
15
G
Analog and Digital Ground Connections: This pin must be
grounded.
N/C
N/A
1, 9, 13,
21
N/A
N/C
No Connect.
Portuguese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
