CYW2338
PRELIMINARY
7
Notes:
6.
The MSB is loaded in first.
7.
Low count ratios may violate frequency limits of the phase detector.
Table 2. Shift Register Configuration[6]
1
2
3456789
10
11
12
13
14
15
16
17
18
19
20
21
22
Reference Counter and Configuration Bits
CNT1CNT2 R1R2R3R4R5R6R7R8R9
R10 R11 R12 R13 R14 R15
FC
IDO
TS
LD
FO
Programmable Counter bits
CNT1CNT2 A1A2A3A4A5A6A7B1B2B3
B4
B5B6B7B8B9
B10 B11 PRE PD
Bit(s) Name
Function
CNT1, CNT2
Control Bits: Directs programming data to PLL1 (high frequency) or PLL2 (low frequency).
R1–R15
Reference Counter Setting Bits: 15 bits, R = 3 to 32767.[7]
FC
Phase Sense of the Phase Detector: Set to match the VCO polarity, H = + (Positive VCO transfer function).
IDO
Charge Pump Setting Bit: IDO HIGH = 3.8 mA, IDO LOW = 1 mA at VP = 3V.
TS
Hi-Impedance State Bit: Makes DO Hi-Impedance for PLL1 and PLL2 when HIGH.
LD
Lock Detect: Directs the lock detect signal source pin 10. Pin 10 is HIGH with narrow low excursions when
locked. When not locked, this pin is LOW.
FO
Frequency Out: This bit can be set to read out reference or programmable divider at the LD pin for test purposes.
PRE
Prescaler Divide Bit: For PLL1: LOW = 64/65 and HIGH = 128/129. For PLL2: LOW = 64/65 and HIGH =
128/129.
PD
Power-down: LOW = power-up and HIGH = power-down. FIN is at a high-impedance state, respective B counter
is disabled, forces DO outputs to Hi-Impedance and phase comparators are disabled. The reference counter is
disabled and the OSC input is high-impedance after both PLLs are powered down. Data can be input and latched
in the power-down state.
A1–A7
Swallow Counter Divide Ratio: A = 0 to 127 for PLL1 and PLL2.
B1–B11
Programmable Counter Divide Ratio: B = 3 to 2047.[7]
Table 3. FO/LD Pin Truth Table
FO (Bit 22)
LD (Bit 21)
FO/LD Pin Output State
PLL1
PLL2
PLL1
PLL2
0000
Disable
0001
PLL2 Lock Detect
0010
PLL1 Lock Detect
0011
PLL1/PLL2 Lock Detect
0
1
X
0
PLL2 Reference Divider Output
1
0
X
0
PLL1 Reference Divider Output
0
1
X
1
PLL2 Programmable Divider Output
1
0
X
1
PLL1 Programmable Divider Output
1101
PLL2 Counter Reset
1110
PLL1 Counter Reset
1111
PLL1/PLL2 Counter Reset
Portuguese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
