Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

SPEAR600 Folha de dados(PDF) 13 Page - STMicroelectronics

Nome de Peças SPEAR600
Descrição Electrónicos  Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR600 Folha de dados(HTML) 13 Page - STMicroelectronics

Back Button SPEAR600 Datasheet HTML 9Page - STMicroelectronics SPEAR600 Datasheet HTML 10Page - STMicroelectronics SPEAR600 Datasheet HTML 11Page - STMicroelectronics SPEAR600 Datasheet HTML 12Page - STMicroelectronics SPEAR600 Datasheet HTML 13Page - STMicroelectronics SPEAR600 Datasheet HTML 14Page - STMicroelectronics SPEAR600 Datasheet HTML 15Page - STMicroelectronics SPEAR600 Datasheet HTML 16Page - STMicroelectronics SPEAR600 Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 97 page
background image
SPEAr600
Architecture overview
Doc ID 16259 Rev 3
13/97
allows different subsystem data flows to be executed in parallel improving the core platform
efficiency.
High performance master agents are directly interconnected with the memory controller
reducing the memory access latency. The overall memory bandwidth assigned to each
master port can be programmed and optimized through an internal efficient weighted round-
robin arbitration mechanism.
2.1
Embedded memory units
The SPEAr600 has two embedded memory units
32 Kbytes of BootROM
8 Kbytes of SRAM
2.2
DDR/DDR2 memory controller
SPEAr600 integrates a high performance multi-channel memory controller able to support
DDR1 and DDR2 double data rate memory devices. The multi-port architecture ensures that
memory is shared efficiently among different high-bandwidth client modules.
Main features:
Multi channel AHB interfaces:
Seven independent AHB ports
Separate AHB memory controller programming interface
Support all AHB burst types
Lock transaction are not supported
Internal efficient port arbitration scheme to ensure high memory bandwidth utilization
Programmable register interface to control memory device parameters and protocols
DRAM controller supports both DDR1 and DDR2 memory devices:
DDR1 up to 166 MHz
DDR2 up to 333 MHz
Memory frequency with DLL enable configurable from 100 MHz to 333 MHz
Wide range of memory devices supported:
128 Mbit, 256 Mbit, 512 Mbit, 1 Gbit, 2 Gbit
Two chip selects.
8 or 16-bit data width
2.3
Serial memory interface
SPEAr600 provides a Serial Memory Interface (SMI), acting as an AHB slave interface
(32-, 16- or 8-bit) to SPI-compatible off-chip memories.
These serial memories can be used either as data storage or for code execution.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com