| Os motores de busca de Datasheet de Componentes eletrônicos |
|
SPC564A80B4 Folha de dados(PDF) 27 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC564A80B4 Folha de dados(HTML) 27 Page - STMicroelectronics |
|
27 / 157 page ![]() SPC564A74L7, SPC564A80B4, SPC564A80L7 Introduction Doc ID 15399 Rev 9 27/157 and four independent timer comparators. These comparators produce a CPU interrupt when the timer exceeds the programmed value. The following features are implemented in the STM: ● One 32-bit up counter with 8-bit prescaler ● Four 32-bit compare channels ● Independent interrupt source for each channel ● Counter can be stopped in debug mode 1.5.19 Software watchdog timer (SWT) The Software Watchdog Timer (SWT) is a second watchdog module to complement the standard Power Architecture watchdog integrated in the CPU core. The SWT is a 32-bit modulus counter, clocked by the system clock or the crystal clock, that can provide a system reset or interrupt request when the correct software key is not written within the required time window. The following features are implemented: ● 32-bit modulus counter ● Clocked by system clock or crystal clock ● Optional programmable watchdog window mode ● Can optionally cause system reset or interrupt request on timeout ● Reset by writing a software key to memory mapped register ● Enabled out of reset ● Configuration is protected by a software key or a write-once register 1.5.20 Cyclic redundancy check (CRC) module The CRC computing unit is dedicated to the computation of CRC off-loading the CPU. The CRC features: ● Support for CRC-16-CCITT (x25 protocol): –X16 + X12 + X5 + 1 ● Support for CRC-32 (Ethernet protocol): –X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + 1 ● Zero wait states for each write/read operations to the CRC_CFG and CRC_INP registers at the maximum frequency 1.5.21 Error correction status module (ECSM) The ECSM provides a myriad of miscellaneous control functions regarding program-visible information about the platform configuration and revision levels, a reset status register, a software watchdog timer, wakeup control for exiting sleep modes, and information on platform memory errors reported by error-correcting codes and/or generic access error information for certain processor cores. |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |