COP8CSDR9KMT7 datasheet(37/80 Pages) NSC

37 / 80 page

12.0 Timers (Continued)

TxENB

Timer Interrupt Enable Flag

1 = Timer Interrupt Enabled

0 = Timer Interrupt Disabled

The timer mode control bits (TxC3, TxC2 and TxC1) are

detailed in Table 15, Timer Operating Modes.

When the high speed timers are counting in high speed

mode, directly altering the contents of the timer upper or

lower registers, the PWM outputs or the reload registers is

not recommended. Bit operations can be particularly prob-

lematic. Since any of these six registers or the PWM outputs

can change as many as ten times in a single instruction

cycle, performing an SBIT or RBIT operation with the timer

running can produce unpredictable results. The recom-

mended procedure is to stop the timer, perform any changes

to the timer, the PWM outputs or reload register values, and

then re-start the timer. This warning does not apply to the

timer control register. Any type of read/write operation, in-

cluding SBIT and RBIT may be performed on this register in

any operating mode.

TABLE 15. Timer Operating Modes

Mode

TxC3

TxC2

TxC1

Description

Interrupt A

Source

Interrupt B

Source

Timer

Counts On

PWM: TxA Toggle

Autoreload RA

Autoreload RB

C or MCLK

PWM: No TxA

Toggle

Autoreload RA

Autoreload RB

C or MCLK

External Event

Counter

Timer Underflow

Pos. TxB Edge

TxA Pos.

Edge

External Event

Counter

Timer Underflow

Pos. TxB Edge

TxA Neg.

Edge

Captures:

Pos. TxA Edge

Pos. TxB Edge

C or MCLK

TxA Pos. Edge

or Timer

TxB Pos. Edge

Underflow

Captures:

Pos. TxA

Neg. TxB

C or MCLK

TxA Pos. Edge

Edge or Timer

Edge

TxB Neg. Edge

Underflow

Captures:

Neg. TxA

Pos. TxB

C or MCLK

TxA Neg. Edge

Edge or Timer

Edge

TxB Pos. Edge

Underflow

Captures:

Neg. TxA

Neg. TxB

C or MCLK

TxA Neg. Edge

Edge or Timer

Edge

TxB Neg. Edge

Underflow

13.0 Power Saving Features

Today, the proliferation of battery-operated applications has

placed new demands on designers to drive power consump-

tion down. Battery operated systems are not the only type of

applications demanding low power. The power budget con-

straints are also imposed on those consumer/industrial ap-

plications where well regulated and expensive power supply

costs cannot be tolerated. Such applications rely on low cost

and low power supply voltage derived directly from the

“mains” by using voltage rectifier and passive components.

Low power is demanded even in automotive applications,

due to increased vehicle electronics content. This is required

to ease the burden from the car battery. Low power 8-bit

microcontrollers supply the smarts to control battery-

operated, consumer/industrial, and automotive applications.

The device offers system designers a variety of low-power

consumption features that enable them to meet the demand-

ing requirements of today’s increasing range of low-power

applications. These features include low voltage operation,

low current drain, and power saving features such as HALT,

IDLE, and Multi-Input Wake-Up (MIWU).

This device supports three operating modes, each of which

have two power save modes of operation. The three operat-

ing modes are: High Speed, Dual Clock, and Low Speed.

Within each operating mode, the two power save modes are:

HALT and IDLE. In the HALT mode of operation, all micro-

controller activities are stopped and power consumption is

reduced to a very low level. In this device, the HALT mode is

enabled and disabled by a bit in the Option register. The

IDLE mode is similar to the HALT mode, except that certain

sections of the device continue to operate, such as: the

on-board oscillator, the IDLE Timer (Timer T0), and the Clock

Monitor. This allows real time to be maintained. During

power save modes of operation, all on board RAM, registers,

I/O states and timers (with the exception of T0) are unal-

tered.

Two oscillators are used to support the three different oper-

ating modes. The high speed oscillator refers to the oscillator

connected to CKI and the low speed oscillator refers to the

32 kHz oscillator connected to pins L0 & L1. When using L0

and L1 for the low speed oscillator, the user must ensure that

the L0 and L1 pins are configured for hi-Z input, L1 is not

using CKX on the USART, and Multi-Input Wake-up for these

pins is disabled.

A diagram of the three modes is shown in Figure 19.

COP8CSDR9KMT7 Folha de dados(PDF) 37 Page - National Semiconductor (TI)

COP8CSDR9KMT7 Folha de dados(HTML) 37 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Folha de dados Download

Ligação URL