SPEAR320S-2 datasheet(81/113 Pages) STMICROELECTRONICS

Nome de Peças	SPEAR320S-2

Descrição Electrónicos	Embedded MPU with ARM926 core for industrial and consumer applications

PDF	113 Pages

Scroll/Zoom	100%

Fabricante Electrônico	STMICROELECTRONICS [STMicroelectronics]

Página de início	http://www.st.com

Logo

81 / 113 page

SPEAr320S

Timing requirements

Doc ID 022508 Rev 2

81/113

5.5

DDR2/LPDDR timing characteristics

The timing parameters listed below are defined by the JEDEC Standard for DDR memories.

DDR memories whose parameters are within the ranges defined in Table 53, Table 54 and

Table 55 can be interfaced with SPEAr320S.

Read cycle timing apply to DQS and DQ input to SPEAr. Write cycle timings refer to DQS

and DQ output to SPEAr.

The timing characterization is performed assuming an output load capacitance of 10 pF on

all the DDR pads.

5.5.1

DDR2/LPDDR read cycle timing characteristics

Figure 10.

DDR2/LPDDR read cycle waveform

Table 53.

DDR2/LPDDR read cycle timing requirements

Symbol

Description

Min

Max

Unit

tCK

DDR_MEM_CLKP/CLKN cycle time when

interfacing DDR2 memory

LPDDR DDR_MEM_CLKP/CLKN cycle

time when interfacing LPDDR memory

tDQSQ

DQS to DQ input setup time

0.25tCK+0.4

tQH

DQS to DQ input hold time

0.25tCK+0.7

0.5tCK

tDQSQ

tQH

tDQSQ

DDR_MEM_DQS_#

DDR_MEM_DQ_#

DDR_MEM_CLKP/

DDR_MEM_CLKN

tCK

SPEAR320S-2 Folha de dados(PDF) 81 Page - STMicroelectronics

SPEAR320S-2 Folha de dados(HTML) 81 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL