AT25DF081A datasheet(33/54 Pages) ETC2

33 / 54 page

8715C–SFLSH–1/2013

AT25DF081A

11.1.3 WPP Bit

The WPP bit can be read to determine if the WP pin has been asserted or not.

11.1.4 SWP Bits

The SWP bits provide feedback on the software protection status for the device. There are three possible combina-

tions of the SWP bits that indicate whether none, some, or all of the sectors have been protected using the Protect

Sector command or the Global Protect feature. If the SWP bits indicate that some of the sectors have been pro-

tected, then the individual Sector Protection Registers can be read with the Read Sector Protection Registers

command to determine which sectors are in fact protected.

11.1.5 WEL Bit

The WEL bit indicates the current status of the internal Write Enable Latch. When the WEL bit is in the logical “0”

state, the device will not accept any Byte/Page Program, erase, Protect Sector, Unprotect Sector, Sector Lock-

down, Freeze Sector Lockdown State, Program OTP Security Register, or Write Status Register commands. The

WEL bit defaults to the logical “0” state after a device power-up or reset operation. In addition, the WEL bit will be

reset to the logical “0” state automatically under the following conditions:

• Write Disable operation completes successfully

• Write Status Register operation completes successfully or aborts

• Protect Sector operation completes successfully or aborts

• Unprotect Sector operation completes successfully or aborts

• Sector Lockdown operation completes successfully or aborts

• Freeze Sector Lockdown State operation completes successfully or aborts

• Program OTP Security Register operation completes successfully or aborts

• Byte/Page Program operation completes successfully or aborts

• Block Erase operation completes successfully or aborts

• Chip Erase operation completes successfully or aborts

• Hold condition aborts

If the WEL bit is in the logical “1” state, it will not be reset to a logical “0” if an operation aborts due to an incomplete

or unrecognized opcode being clocked into the device before the CS pin is deasserted. In order for the WEL bit to

be reset when an operation aborts prematurely, the entire opcode for a Byte/Page Program, erase, Protect Sector,

Unprotect Sector, Sector Lockdown, Freeze Sector Lockdown State, Program OTP Security Register, or Write Sta-

tus Register command must have been clocked into the device.

11.1.6 RSTE Bit

The RSTE bit is used to enable or disable the Reset command. When the RSTE bit is in the logical “0” state (the

default state after power-up), the Reset command is disabled and any attempts to reset the device using the Reset

command will be ignored. When the RSTE bit is in the logical “1” state, the Reset command is enabled.

The RSTE bit will retain its state as long as power is applied to the device. Once set to the logical “1” state, the

RSTE bit will remain in that state until it is modified using the Write Status Register Byte 2 command or until the

device has been power cycled. The Reset command itself will not change the state of the RSTE bit.

AT25DF081A Folha de dados(PDF) 33 Page - List of Unclassifed Manufacturers