Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

HD64F2149YV Folha de dados(PDF) 730 Page - Renesas Technology Corp

Nome de Peças HD64F2149YV
Descrição Electrónicos  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  RENESAS [Renesas Technology Corp]
Página de início  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2149YV Folha de dados(HTML) 730 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 726Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 727Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 728Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 729Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 730Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 731Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 732Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 733Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 734Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 730 / 1075 page
background image
Section 22 ROM
Rev. 3.00 Jan 18, 2006 page 702 of 1044
REJ09B0280-0300
22.5.4
Serial/Timer Control Register (STCR)
Bit
7
6
543210
IICS
IICX1
IICX0
IICE
FLSHE
—
ICKS1
ICKS0
Initial value
0
0
000000
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STCR is an 8-bit readable/writable register that controls register access, the IIC operating mode
(when the on-chip IIC option is included), and on-chip flash memory, and also selects the TCNT
input clock. For details on functions not related to on-chip flash memory, see section 3.2.4, Serial
Timer Control Register (STCR), and descriptions of individual modules. If a module controlled by
STCR is not used, do not write 1 to the corresponding bit.
STCR is initialized to H'00 by a reset and in hardware standby mode.
Bits 7 to 4—I
2C Control (IICS, IICX1, IICX0, IICE): These bits control the operation of the I2C
bus interface. For details, see section 16, I
2C Bus Interface.
Bit 3—Flash Memory Control Register Enable (FLSHE): Setting the FLSHE bit to 1 enables
read/write access to the flash memory control registers. If FLSHE is cleared to 0, the flash
memory control registers are deselected. In this case, the flash memory control register contents
are retained.
Bit 3
FLSHE
Description
0
Flash memory control registers deselected
(Initial value)
1
Flash memory control registers selected
Bit 2—Reserved: Do not write 1 to this bit.
Bits 1 and 0—Internal Clock Select 1 and 0 (ICKS1, ICKS0): These bits control 8-bit timer
operation. See section 12, 8-Bit Timers, for details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com