Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

PM7347 Folha de dados(PDF) 195 Page - PMC-Sierra, Inc

Nome de Peças PM7347
Descrição Electrónicos  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  PMC [PMC-Sierra, Inc]
Página de início  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Folha de dados(HTML) 195 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 191Page - PMC-Sierra, Inc PM7347 Datasheet HTML 192Page - PMC-Sierra, Inc PM7347 Datasheet HTML 193Page - PMC-Sierra, Inc PM7347 Datasheet HTML 194Page - PMC-Sierra, Inc PM7347 Datasheet HTML 195Page - PMC-Sierra, Inc PM7347 Datasheet HTML 196Page - PMC-Sierra, Inc PM7347 Datasheet HTML 197Page - PMC-Sierra, Inc PM7347 Datasheet HTML 198Page - PMC-Sierra, Inc PM7347 Datasheet HTML 199Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 195 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
195
Document ID: PMC-1990267, Issue 3
Register 362H: RXCP-50 FIFO/UTOPIA Control & Configuration
Bit
Type
Function
Default
Bit 7
R/W
RXPTYP
0
Bit 6
Unused
X
Bit 5
R/W
RCAINV
0
Bit 4
R/W
RCALEVEL0
1
Bit 3
Unused
X
Bit 2
Unused
X
Bit 1
Unused
X
Bit 0
R/W
FIFORST
0
FIFORST
The FIFORST bit is used to reset the four-cell receive FIFO. When FIFORST is set to logic
zero, the FIFO operates normally. When FIFORST is set to logic one, the FIFO is
immediately emptied and further writes into the FIFO are ignored (no incoming ATM cells
will be stored in the FIFO). The FIFO remains empty and continues to ignore writes until a
logic zero is written to FIFORST.
See section 12.8 on resetting the receive and transmit FIFOs.
RCALEVEL0
The RCALEVEL0 register bit selects the behavior of RCA and DRCA[x] when they de-assert
(transition to logic zero if RCAINV is logic zero, or transition to logic one if RCAINV is
logic one) as the receive FIFO empties.
When RCALEVEL0 is set to logic one, DRCA[x] and RCA indicates that the receive FIFO is
empty. RCA (and DRCA[x]), if polled, will de-assert on the rising RFCLK edge after Payload
byte 48 (ATM8=1) or Payload byte 24 (ATM8=0) is output.
When RCALEVEL0 is set to logic zero, DRCA[x] and RCA, if polled, indicates that the
receive FIFO is near empty. DRCA[x] and RCA, if polled, will de-assert on the rising
RFCLK edge after Payload byte 43 (ATM8=1) or Payload byte 19 (ATM8=0) is output.
RCAINV
The RCAINV bit inverts the polarity of the DRCA[x] and RCA output signal. When
RCAINV is a logic one, the polarity of DRCA[x] and RCA is inverted (DRCA[x] and RCA at
logic zero means there is a receive cell available to be read). When RCAINV is a logic zero,
the polarity of RCA and DRCA[x] is not inverted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com