Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

FDC37C669 Folha de dados(PDF) 6 Page - SMSC Corporation

Nome de Peças FDC37C669
Descrição Electrónicos  PC 98/99 Compliant Super I/O Floppy Disk Controller with Infrared Support
PDF  164 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  SMSC [SMSC Corporation]
Página de início  http://www.smsc.com
Logo SMSC - SMSC Corporation

FDC37C669 Folha de dados(HTML) 6 Page - SMSC Corporation

Back Button FDC37C669 Datasheet HTML 2Page - SMSC Corporation FDC37C669 Datasheet HTML 3Page - SMSC Corporation FDC37C669 Datasheet HTML 4Page - SMSC Corporation FDC37C669 Datasheet HTML 5Page - SMSC Corporation FDC37C669 Datasheet HTML 6Page - SMSC Corporation FDC37C669 Datasheet HTML 7Page - SMSC Corporation FDC37C669 Datasheet HTML 8Page - SMSC Corporation FDC37C669 Datasheet HTML 9Page - SMSC Corporation FDC37C669 Datasheet HTML 10Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 164 page
background image
6
DESCRIPTION OF PIN FUNCTIONS
QFP/
TQFP
PIN NO.
NAME
SYMBOL
BUFFER
TYPE
DESCRIPTION
HOST PROCESSOR INTERFACE
48-51
53-56
Data Bus 0-7
D0-D7
I/O24
The data bus connection used by the host
microprocessor to transmit data to and from
the chip.
These pins are in a high-
impedance state when not in the output
mode.
44
nI/O Read
nIOR
I
This active low signal is issued by the host
microprocessor to indicate a read operation.
45
nI/O Write
nIOW
I
This active low signal is issued by the host
microprocessor to indicate a write operation.
46
Address Enable
AEN
I
Active high Address Enable indicates DMA
operations on the host data bus.
Used
internally to qualify appropriate address
decodes.
28-34
41-43,
97
I/O Address
A0-A10
I
These host address bits determine the I/O
address to be accessed during nIOR and
nIOW cycles.
These bits are latched
internally by the leading edge of nIOR and
nIOW. All internal address decodes use the
full A0 to A10 address bits.
21,52,
99
DMA Request
A, B, C
DRQ_A
DRQ_B
DRQ_C
O24
This active high output is the DMA request
for byte transfers of data between the host
and the chip. This signal is cleared on the
last byte of the data transfer by the nDACK
signal going low (or by nIOR going low if
nDACK was already low as in demand
mode).
22,36,
96
nDMA
Acknowledge
A, B, C
nDACK_A
nDACK_B
nDACK_C
I
An active low input acknowledging the
request for a DMA transfer of data between
the host and the chip.
This input enables
the DMA read or write internally.
35
Terminal Count
TC
I
This signal indicates to the chip that DMA
data transfer is complete.
TC is only
accepted when nDACK_x is low. In AT and
PS/2 model 30 modes, TC is active high
and in PS/2 mode, TC is active low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com